summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/soc15_hw_ip.h
diff options
context:
space:
mode:
authorHawking Zhang <Hawking.Zhang@amd.com>2019-03-04 15:53:41 +0800
committerAlex Deucher <alexander.deucher@amd.com>2019-06-20 15:54:53 -0500
commit33934b3576b0ef86c7c03b88857b185f15a04732 (patch)
tree13a72c08a1385f6fe85dac36c06462c79d80045d /drivers/gpu/drm/amd/include/soc15_hw_ip.h
parent76a2d0b0a1d483ee1c48e8d8a4e03e130e991d1b (diff)
drm/amdgpu: add navi10 ip offset header
Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/include/soc15_hw_ip.h')
-rw-r--r--drivers/gpu/drm/amd/include/soc15_hw_ip.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/gpu/drm/amd/include/soc15_hw_ip.h b/drivers/gpu/drm/amd/include/soc15_hw_ip.h
index f17e30cb4eae..45ca4c921a66 100644
--- a/drivers/gpu/drm/amd/include/soc15_hw_ip.h
+++ b/drivers/gpu/drm/amd/include/soc15_hw_ip.h
@@ -93,6 +93,8 @@
#define SATA_HWID 168
#define USB_HWID 170
#define CCXSEC_HWID 176
+#define XGMI_HWID 200
#define XGBE_HWID 216
-#define MP0_HWID 254
+#define MP0_HWID 255
+
#endif