diff options
| author | Mika Kuoppala <mika.kuoppala@linux.intel.com> | 2020-05-11 19:08:03 +0300 |
|---|---|---|
| committer | Chris Wilson <chris@chris-wilson.co.uk> | 2020-05-11 17:25:07 +0100 |
| commit | 84eac0c65940d9633247b0c8c826d4bcb7307351 (patch) | |
| tree | b85fdc36a4803b6835bf7b797d0f7475e642805b /sound | |
| parent | a1b2eeacbc55573afc56341e08b506aee6451c3d (diff) | |
drm/i915/gt: Force pte cacheline to main memory
We have problems of tgl not seeing a valid pte entry when iommu is
enabled. Add heavy handed flushing of entry modification by flushing the
cpu, cacheline and then wcb. This forces the pte out to main memory past
this point regarless of promises of coherency.
This is an evolution of an experimental patch from Chris Wilson of adding
wmb for coherent partners, by adding a clflush to force the cache->memory
step.
Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/1840
Testcase: igt/gem_exec_fence/parallel
Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20200511160803.15407-1-mika.kuoppala@linux.intel.com
Diffstat (limited to 'sound')
0 files changed, 0 insertions, 0 deletions