index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
openrisc
/
kernel
/
smp.c
Age
Commit message (
Expand
)
Author
2024-03-04
smp: Consolidate smp_prepare_boot_cpu()
Thomas Gleixner
2023-08-21
openrisc: Add missing prototypes for assembly called fnctions
Stafford Horne
2023-03-24
treewide: Trace IPIs sent via smp_send_reschedule()
Valentin Schneider
2022-07-29
profile: setup_profiling_timer() is moslty not implemented
Ben Dooks
2021-11-08
Merge tag 'for-linus' of git://github.com/openrisc/linux
Linus Torvalds
2021-11-03
openrisc: fix SMP tlb flush NULL pointer dereference
Stafford Horne
2021-10-20
openrisc: Use of_get_cpu_hwid()
Rob Herring
2021-05-12
sched/core: Initialize the idle task with preemption disabled
Valentin Schneider
2021-02-09
openrisc: Use devicetree to determine present cpus
Jan Henrik Weinstock
2020-08-04
openrisc: Implement proper SMP tlb flushing
Stafford Horne
2020-01-31
openrisc: use mmgrab
Julia Lawall
2017-11-03
openrisc: fix possible deadlock scenario during timer sync
Stafford Horne
2017-11-03
openrisc: add tick timer multi-core sync logic
Stafford Horne
2017-11-03
openrisc: add cacheflush support to fix icache aliasing
Jan Henrik Weinstock
2017-11-03
openrisc: sleep instead of spin on secondary wait
Stafford Horne
2017-11-03
openrisc: fix initial preempt state for secondary cpu tasks
Stafford Horne
2017-11-03
openrisc: initial SMP support
Stefan Kristiansson