index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
/
asm
/
cpufeature.h
Age
Commit message (
Expand
)
Author
2024-03-22
Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
2024-03-13
riscv: Set unaligned access speed at compile time
Charlie Jenkins
2024-03-13
riscv: Decouple emulated unaligned accesses from access speed
Charlie Jenkins
2024-03-13
riscv: lib: Introduce has_fast_unaligned_access()
Charlie Jenkins
2024-02-09
work around gcc bugs with 'asm goto' with outputs
Linus Torvalds
2024-01-17
Merge patch series "riscv: Add fine-tuned checksum functions"
Palmer Dabbelt
2024-01-17
riscv: Add static key for misaligned accesses
Charlie Jenkins
2023-12-12
riscv: add ISA extension parsing for scalar crypto
Evan Green
2023-11-09
riscv: Rearrange hwcap.h and cpufeature.h
Xiao Wang
2023-11-07
RISC-V: Probe misaligned access speed in parallel
Evan Green
2023-11-05
Merge patch series "Add support to handle misaligned accesses in S-mode"
Palmer Dabbelt
2023-11-01
riscv: report misaligned accesses emulation to hwprobe
Clément Léger
2023-09-21
RISC-V: Enable cbo.zero in usermode
Andrew Jones
2023-09-01
RISC-V: Probe for unaligned access speed
Evan Green
2023-06-19
RISC-V: Track ISA extensions per hart
Evan Green
2023-04-18
RISC-V: hwprobe: Support probing of misaligned access performance
Evan Green
2023-04-18
RISC-V: Move struct riscv_cpuinfo to new header
Evan Green