linux-arm.git - Russell King's ARM Linux kernel tree

Age	Commit message (Expand)	Author
2020-11-05	riscv: Set text_offset correctly for M-Mode	Sean Anderson
2020-10-02	RISC-V: Add PE/COFF header for EFI stub	Atish Patra
2020-10-02	RISC-V: Move DT mapping outof fixmap	Anup Patel
2020-09-15	RISC-V: Fix duplicate included thread_info.h	Tian Tao
2020-08-14	riscv: Setup exception vector for nommu platform	Qiu Wenbo
2020-07-30	RISC-V: Setup exception vector early	Atish Patra
2020-05-18	RISC-V: Skip setting up PMPs on traps	Palmer Dabbelt
2020-04-03	riscv: Add SOC early init support	Damien Le Moal
2020-03-31	RISC-V: Add supported for ordered booting method using HSM	Atish Patra
2020-03-31	RISC-V: Move relocate and few other functions out of __init	Atish Patra
2020-02-18	riscv: set pmp configuration if kernel is running in M-mode	Greentime Hu
2020-01-22	riscv: Add KASAN support	Nick Hu
2020-01-15	riscv: make sure the cores stay looping in .Lsecondary_park	Greentime Hu
2020-01-12	riscv: Fixup obvious bug for fp-regs reset	Guo Ren
2019-12-20	riscv: fix scratch register clearing in M-mode.	Greentime Hu
2019-11-17	riscv: add nommu support	Christoph Hellwig
2019-11-17	riscv: clear the instruction cache and all registers when booting	Christoph Hellwig
2019-11-17	riscv: read the hart ID from mhartid on boot	Damien Le Moal
2019-11-05	riscv: abstract out CSR names for supervisor vs machine mode	Christoph Hellwig
2019-09-20	arch/riscv: disable excess harts before picking main boot hart	Xiang Wang
2019-09-16	Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...	Linus Torvalds
2019-09-13	riscv: modify the Image header to improve compatibility with the ARM64 header	Paul Walmsley
2019-08-30	riscv: Using CSR numbers to access CSRs	Bin Meng
2019-07-11	RISC-V: Add an Image header that boot loader can parse.	Atish Patra
2019-07-09	RISC-V: Setup initial page tables in two stages	Anup Patel
2019-06-05	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286	Thomas Gleixner
2019-05-16	RISC-V: Avoid using invalid intermediate translations	Palmer Dabbelt
2019-05-16	RISC-V: Access CSRs using CSR numbers	Anup Patel
2019-04-25	riscv: cleanup the parse_dtb calling conventions	Christoph Hellwig
2019-04-25	riscv: simplify the stack pointer setup in head.S	Christoph Hellwig
2019-04-25	riscv: clear all pending interrupts when booting	Christoph Hellwig
2018-11-20	RISC-V: Build flat and compressed kernel images	Anup Patel
2018-10-22	RISC-V: Use Linux logical CPU number instead of hartid	Atish Patra
2018-08-13	RISC-V: Add the directive for alignment of stvec's value	Zong Li
2018-02-20	Rename sbi_save to parse_dtb to improve code readability	Michael Clark
2018-01-30	riscv: rename sptbr to satp	Christoph Hellwig
2017-11-30	RISC-V: move empty_zero_page definition to C and export it	Olof Johansson
2017-09-26	RISC-V: Init and Halt Code	Palmer Dabbelt