summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/smpboot.c
AgeCommit message (Expand)Author
2020-08-20RISC-V: Remove CLINT related code from timer and archAnup Patel
2020-08-20RISC-V: Add mechanism to provide custom IPI operationsAnup Patel
2020-08-04RISC-V: Fix build warning for smpboot.cAtish Patra
2020-07-30RISC-V: Setup exception vector earlyAtish Patra
2020-07-30riscv: Fixup lockdep_assert_held with wrong param cpu_runningZong Li
2020-06-29RISC-V: Use a local variable instead of smp_processor_id()Greentime Hu
2020-03-31RISC-V: Add supported for ordered booting method using HSMAtish Patra
2020-03-31RISC-V: Add cpu_ops and modify default booting methodAtish Patra
2019-11-17riscv: provide native clint access for M-modeChristoph Hellwig
2019-10-28riscv: for C functions called only from assembly, mark with __visiblePaul Walmsley
2019-10-28riscv: add missing header file includesPaul Walmsley
2019-10-28riscv: add prototypes for assembly language functions from head.SPaul Walmsley
2019-07-22RISC-V: Parse cpu topology during boot.Atish Patra
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner
2019-05-16RISC-V: Support nr_cpus command line option.Atish Patra
2019-04-30RISC-V: Implement nosmp commandline option.Atish Patra
2019-03-04RISC-V: Compare cpuid with NR_CPUS before mapping.Atish Patra
2019-03-04RISC-V: Do not wait indefinitely in __cpu_upAtish Patra
2019-02-11riscv: use for_each_of_cpu_node iteratorJohan Hovold
2019-01-23RISC-V: fix bad use of of_node_putAndreas Schwab
2018-12-21RISC-V: Fix of_node_* refcountAtish Patra
2018-10-22RISC-V: Use Linux logical CPU number instead of hartidAtish Patra
2018-10-22RISC-V: Use WRITE_ONCE instead of direct accessAtish Patra
2018-10-22RISC-V: Use mmgrab()Palmer Dabbelt
2018-10-22RISC-V: Rename im_okay_therefore_i_am to found_boot_cpuPalmer Dabbelt
2018-10-22RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt
2018-10-22RISC-V: Disable preemption before enabling interruptsAtish Patra
2018-10-22RISC-V: Comment on the TLB flush in smp_callin()Palmer Dabbelt
2018-08-13clocksource: new RISC-V SBI timer driverPalmer Dabbelt
2017-09-26RISC-V: Init and Halt CodePalmer Dabbelt