index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
mm
/
Makefile
Age
Commit message (
Expand
)
Author
2020-07-30
riscv: Allow building with kcov coverage
Tobias Klauser
2020-03-26
riscv: Add support to dump the kernel page tables
Zong Li
2020-03-26
riscv: add ARCH_HAS_SET_MEMORY support
Zong Li
2020-01-23
riscv: mm: add support for CONFIG_DEBUG_VIRTUAL
Zong Li
2020-01-22
riscv: Add KASAN support
Nick Hu
2019-12-20
riscv: move sifive_l2_cache.c to drivers/soc
Christoph Hellwig
2019-11-28
Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremap
Linus Torvalds
2019-11-17
riscv: add nommu support
Christoph Hellwig
2019-11-11
riscv: use the generic ioremap code
Christoph Hellwig
2019-09-05
riscv: move the TLB flush logic out of line
Christoph Hellwig
2019-07-03
riscv: Introduce huge page support for 32/64bit kernel
Alexandre Ghiti
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
2019-05-16
RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs
Yash Shah
2019-05-16
riscv: move switch_mm to its own file
Gary Guo
2019-03-26
RISC-V: Always compile mm/init.c with cmodel=medany and notrace
Anup Patel
2017-11-30
RISC-V: Flush I$ when making a dirty page executable
Andrew Waterman
2017-09-26
RISC-V: Build Infrastructure
Palmer Dabbelt