linux-arm.git - Russell King's ARM Linux kernel tree

Age	Commit message (Expand)	Author
2024-02-15	membarrier: riscv: Add full memory barrier in switch_mm()	Andrea Parri
2023-08-31	riscv: mm: use bitmap_zero() API	Ye Xingchen
2023-03-21	riscv: mm: Fix incorrect ASID argument when flushing TLB	Dylan Jhong
2023-03-09	riscv: asid: Fixup stale TLB entry cause application crash	Guo Ren
2023-03-09	Revert "riscv: mm: notify remote harts about mmu cache updates"	Sergey Matyukevich
2022-12-08	riscv: mm: notify remote harts about mmu cache updates	Sergey Matyukevich
2022-01-19	riscv: Implement sv48 support	Alexandre Ghiti
2021-10-04	riscv: mm: don't advertise 1 num_asid for 0 asid bits	Vineet Gupta
2021-06-30	riscv: add ASID-based tlbflushing methods	Guo Ren
2021-06-08	riscv: mm: Use better bitmap_zalloc()	Kefeng Wang
2021-05-29	riscv: Add __init section marker to some functions again	Jisheng Zhang
2021-05-25	riscv: Optimize switch_mm by passing "cpu" to flush_icache_deferred()	Jisheng Zhang
2021-02-18	RISC-V: Implement ASID allocator	Anup Patel
2019-11-17	riscv: add nommu support	Christoph Hellwig
2019-10-28	riscv: add missing header file includes	Paul Walmsley
2019-08-30	riscv: Using CSR numbers to access CSRs	Bin Meng
2019-05-16	riscv: move switch_mm to its own file	Gary Guo