index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
mm
/
tlbflush.c
Age
Commit message (
Expand
)
Author
2024-05-22
Merge tag 'riscv-for-linus-6.10-mw1' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
2024-04-29
riscv: mm: Always use an ASID to flush mm contexts
Samuel Holland
2024-04-29
riscv: mm: Introduce cntx2asid/cntx2version helper macros
Samuel Holland
2024-04-29
riscv: Avoid TLB flush loops when affected by SiFive CIP-1200
Samuel Holland
2024-04-29
riscv: Apply SiFive CIP-1200 workaround to single-ASID sfence.vma
Samuel Holland
2024-04-29
riscv: Only send remote fences when some other CPU is online
Samuel Holland
2024-04-29
riscv: mm: Broadcast kernel TLB flushes only when needed
Samuel Holland
2024-04-29
riscv: Use IPIs for remote cache/TLB flushes by default
Samuel Holland
2024-03-26
riscv: mm: Fix prototype to avoid discarding const
Samuel Holland
2024-02-07
riscv: Fix arch_tlbbatch_flush() by clearing the batch cpumask
Alexandre Ghiti
2024-01-31
riscv: mm: execute local TLB flush after populating vmemmap
Vincent Chen
2024-01-20
Merge tag 'riscv-for-linus-6.8-mw4' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
2024-01-11
riscv: Add support for BATCHED_UNMAP_TLB_FLUSH
Alexandre Ghiti
2023-12-14
mm: Introduce flush_cache_vmap_early()
Alexandre Ghiti
2023-11-06
riscv: Improve flush_tlb_kernel_range()
Alexandre Ghiti
2023-11-06
riscv: Make __flush_tlb_range() loop over pte instead of flushing the whole tlb
Alexandre Ghiti
2023-11-06
riscv: Improve flush_tlb_range() for hugetlb pages
Alexandre Ghiti
2023-11-06
riscv: Improve tlb_flush()
Alexandre Ghiti
2023-04-08
RISC-V: Use IPIs for remote TLB flush when possible
Anup Patel
2023-03-21
riscv: mm: Fix incorrect ASID argument when flushing TLB
Dylan Jhong
2023-03-09
Revert "riscv: mm: notify remote harts about mmu cache updates"
Sergey Matyukevich
2022-12-08
riscv: mm: notify remote harts about mmu cache updates
Sergey Matyukevich
2022-01-20
RISC-V: Do not use cpumask data structure for hartid bitmap
Atish Patra
2021-06-30
riscv: add ASID-based tlbflushing methods
Guo Ren
2021-06-30
riscv: pass the mm_struct to __sbi_tlb_flush_range
Christoph Hellwig
2021-05-22
riscv: mm: add THP support on 64-bit
Nanyong Sun
2021-05-22
riscv: mm: add param stride for __sbi_tlb_flush_range
Nanyong Sun
2019-10-29
RISC-V: Issue a tlb page flush if possible
Atish Patra
2019-10-29
RISC-V: Issue a local tlbflush if possible.
Atish Patra
2019-10-29
RISC-V: Do not invoke SBI call if cpumask is empty
Atish Patra
2019-09-05
riscv: move the TLB flush logic out of line
Christoph Hellwig