summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21
AgeCommit message (Expand)Author
2020-12-23drm/amd/display: always program DPPDTO unless not safe to lowerJake Wang
2020-12-23drm/amd/display: updated wm table for RenoirJake Wang
2020-12-23drm/amd/display: Update RN/VGH active display count workaroundMichael Strauss
2020-12-23drm/amd/display: change SMU repsonse timeout to 2s.Yongqiang Sun
2020-12-15drm/amd/display: updated wm table for RenoirJake Wang
2020-12-08drm/amd/display: Add wm table for RenoirSung Lee
2020-12-01drm/amd/display: Init clock value by current vbios CLKsBrandon Syu
2020-11-16drm/amd/display: Increase sr enter/exit in rn ddr4 watermark tableWyatt Wood
2020-11-16drm/amd/display: set dpp dto as per requested clk for lower case.Yongqiang Sun
2020-11-16drm/amd/display: Handle Unknown Result for SMU Periodic Retraining on DCN2.1Sung Lee
2020-11-16drm/amd/display: Program dpp dto based on actual dpp clkYongqiang Sun
2020-11-10drm/amd/display: check actual clock value.Yongqiang Sun
2020-11-10drm/amd/display: update dpp dto phase and modulo.Yongqiang Sun
2020-10-26drm/amd/display: DCN2.1 Disable 48MHz Powerdown Debug OptionSung Lee
2020-09-29drm/amd/display: remove duplicate call to rn_vbios_smu_get_smu_version()Dirk Gouders
2020-09-15drm/amd/display: Check clock table returnRodrigo Siqueira
2020-08-26drm/amd/display: Send DISPLAY_OFF after power down on bootSung Lee
2020-07-14drm/amd/display: reduce sr_xxx_time by 3 us when ppt disableChiawen Huang
2020-07-08drm/amd/display: Request PHYCLK adjustment on PHY enable/disableJoshua Aberback
2020-07-02drm/amd/display: Handle SMU msg responseYongqiang Sun
2020-07-01drm/amd/display: Red screen observed on startupPeikang Zhang
2020-04-07drm/amd/display: Check for null fclk voltage when parsing clock tableMichael Strauss
2020-03-05drm/amd/display: Remove DISPCLK Limit Floor for Certain SMU VersionsSung Lee
2020-02-25drm/amd/display: make some rn_clk_mgr structs and funcs staticAnthony Koo
2020-02-06drm/amd/display: Limit minimum DPPCLK to 100MHz.Yongqiang Sun
2020-02-06drm/amd/display: Add wm ranges to clk_mgrSung Lee
2020-02-06drm/amd/display: Use dcfclk to populate watermark rangesSung Lee
2020-01-16drm/amd/display: Update HDMI hang w/a to apply to all TMDS signalsMichael Strauss
2019-12-18drm/amd/display: Remove unneeded semicolonzhengbin
2019-12-18drm/amd/display: Lower DPP DTO only when safeSung Lee
2019-12-05drm/amd/display: Compare clock state member to determine optimization.Yongqiang Sun
2019-12-05drm/amd/display: update sr latency for renoir when using lpddr4Joseph Gravenor
2019-12-05drm/amd/display: update p-state latency for renoir when using lpddr4Joseph Gravenor
2019-12-05drm/amd/display: fix dprefclk and ss percentage reading on RNEric Yang
2019-12-05drm/amd/display: have two different sr and pstate latency tables for renoirJoseph Gravenor
2019-12-05drm/amd/display: populate bios integrated info for renoirJoseph Gravenor
2019-12-05drm/amd/display: rename core_dc to dcAnthony Koo
2019-12-05drm/amd/display: update sr and pstate latencies for RenoirEric Yang
2019-10-25drm/amd/display: Make clk mgr the only dto update pointNoah Abradjian
2019-10-25drm/amd/display: move wm ranges reporting to end of init hwEric Yang
2019-10-25drm/amd/display: move dispclk vco freq to clk mgr baseDmytro Laktyushkin
2019-10-25drm/amd/display: Add unknown clk state.Yongqiang Sun
2019-10-17drm/amd/display: null check pp_smu clock table before using itBhawanpreet Lakha
2019-10-17drm/amd/display: use requested_dispclk_khz instead of clkBhawanpreet Lakha
2019-10-17drm/amd/display: enable smu set dcfclkLewis Huang
2019-10-17drm/amd/display: fix header for RN clk mgrjoseph gravenor
2019-10-17drm/amd/display: add sanity check for clk table from smuEric Yang
2019-10-17drm/amd/display: Fix rn audio playback and video playback speedMichael Strauss
2019-10-10drm/amd/display: add renoir specific watermark range and clk helperDmytro Laktyushkin
2019-10-10drm/amd/display: hook up notify watermark ranges and get clock tableEric Yang
generated by cgit (git 2.34.1) at 2025-04-17 12:44:41 +0000