summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_timing_generator.h
AgeCommit message (Expand)Author
2017-12-20drm/amd/display: Only blank DCN when we have set_blank implementationYue Hin Lau
2017-12-20drm/amd/display: integrating optc pseudocodeYue Hin Lau
2017-12-14drm/amd/display: OPTC cleanup/implementationYue Hin Lau
2017-12-06drm/amd/display: Add tg_init interface.Yongqiang Sun
2017-12-04drm/amd/display: Adding DCN1 registersMikita Lipski
2017-10-21drm/amd/display: Enable double buffer as per vertical interrupt enabled.Yongqiang Sun
2017-10-21drm/amd/display: removing remaining register definitions work aroundYue Hin Lau
2017-09-26drm/amd/display: Get OTG info if OTG master enabledLogatharshan Thothiralingam
2017-09-26drm/amd/display: Program reg for vertical interrupt.Yongqiang Sun
2017-09-26drm/amd/display: Log OTG registers with dcn10 hw stateCorbin McElhanney
2017-09-26drm/amd/display: ensure OTG is locked before proceedingTony Cheng
2017-09-26drm/amd/display: Rename DCN TG specific function prefixes to tgDmytro Laktyushkin
2017-09-26drm/amd/display: fix dcn pipe reset sequenceDmytro Laktyushkin
2017-09-26drm/amd/display: RV stereo supportVitaly Prosyak
2017-09-26drm/amdgpu/display: Add core dc support for DCNHarry Wentland
generated by cgit (git 2.34.1) at 2024-05-17 23:21:34 +0000