summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h
AgeCommit message (Expand)Author
2024-03-20drm/amdgpu: add new bit definitions for GC 9.0 PROTECTION_FAULT_STATUSTao Zhou
2020-07-01drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bitsTom St Denis
2020-07-01drm/amd/amdgpu: Add SQ debug registers to GFX9/GFX10 headers (v2)Tom St Denis
2020-01-30drm/amdgpu: Enable DISABLE_BARRIER_WAITCNT for ArcturusJoseph Greathouse
2020-01-14drm/amdgpu: add defines for DF and TCP HashingJoseph Greathouse
2019-10-15drm/amd/include: add register define for VML2 and ATCL2Dennis Li
2019-07-31drm/amd/include: add bitfield define for EDC registersDennis Li
2017-12-13drm/amdgpu: remove some old gc 9.x registersAlex Deucher
2017-12-06drm/amd/include:cleanup vega10 gc header files.Feifei Xu