summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_crtc.c
AgeCommit message (Expand)Author
2024-01-22drm/i915: Move intel_vblank_evade() & co. into intel_vblank.cVille Syrjälä
2024-01-22drm/i915: Move the min/max scanline sanity check into intel_vblank_evade()Ville Syrjälä
2024-01-22drm/i915: Extract intel_vblank_evade()Ville Syrjälä
2024-01-22drm/i915: Include need_vlv_dsi_wa in intel_vblank_evade_ctxVille Syrjälä
2024-01-22drm/i915: Introduce struct intel_vblank_evade_ctxVille Syrjälä
2024-01-22drm/i915: Reorder drm_vblank_put() vs. need_vlv_dsi_waVille Syrjälä
2024-01-22drm/i915: Decouple intel_crtc_vblank_evade_scanlines() from atomic commitsVille Syrjälä
2023-12-09drm/i915: Stop accessing crtc->state from the flip done irqVille Syrjälä
2023-09-28drm/i915: Add helpers for BW management on shared display linksImre Deak
2023-09-27drm/i915/dsb: Evade transcoder undelayed vblank when using DSBVille Syrjälä
2023-09-27drm/i915/dsb: Load LUTs using the DSB during vblankVille Syrjälä
2023-09-20drm/i915: Implement transcoder LRR for TGL+Ville Syrjälä
2023-09-20drm/i915: Assert that VRR is off during vblank evasion if necessaryVille Syrjälä
2023-09-20drm/i915: Adjust seamless_m_n flag behaviourVille Syrjälä
2023-09-20drm/i915: Enable VRR later during fastsetsVille Syrjälä
2023-09-20drm/i915: Extract intel_crtc_vblank_evade_scanlines()Ville Syrjälä
2023-09-20drm/i915: Change intel_pipe_update_{start,end}() calling conventionVille Syrjälä
2023-09-20drm/i915: Move psr unlock out from the pipe update critical sectionVille Syrjälä
2023-05-24drm/i915/display: Move display runtime info to display structureMatt Roper
2023-05-16drm/i915/irq: split out display irq handlingJani Nikula
2023-05-15drm/i915/display: add i915 parameter to I915_STATE_WARN()Jani Nikula
2023-05-15drm/i915/crtc: replace I915_STATE_WARN_ON() with I915_STATE_WARN()Jani Nikula
2023-04-13drm/i915: Evade transcoder's vblank when doing seamless M/N changesVille Syrjälä
2023-04-12drm/i915/vrr: Tell intel_crtc_update_active_timings() about VRR explicitlyVille Syrjälä
2023-03-21drm/i915/debugfs: switch crtc debugfs to struct intel_crtcJani Nikula
2023-03-18drm/i915: Update vblank timestamping stuff on seamless M/N changeVille Syrjälä
2023-02-23drm/i915: Mark FIFO underrun disabled earlierVille Syrjälä
2023-01-18drm/i915/irq: split out vblank/scanline code to intel_vblank.[ch]Jani Nikula
2022-10-22drm/i915: Introduce intel_crtc_needs_color_update()Ville Syrjälä
2022-10-22drm/i915: Introduce intel_crtc_needs_fastset()Ville Syrjälä
2022-10-07drm/i915: Clean up some namespacingVille Syrjälä
2022-09-30drm/i915: Split up intel_color_init()Ville Syrjälä
2022-07-26drm: Remove unnecessary include statements of drm_plane_helper.hThomas Zimmermann
2022-04-08drm/i915/display: Fix warnings about PSR lock not heldJosé Roberto de Souza
2022-04-06drm/i915/display/psr: Lock and unlock PSR around pipe updatesJosé Roberto de Souza
2022-03-15drm/i915: Stash DRRS state under intel_crtcVille Syrjälä
2022-03-03drm/i915: Fix the async flip wm0/ddb optimizationVille Syrjälä
2022-01-05drm/i915: stop including i915_irq.h from i915_drv.hJani Nikula
2021-12-09drm/i915: s/intel_get_first_crtc/intel_first_crtc/Ville Syrjälä
2021-12-09drm/i915: Relocate intel_crtc_for_plane()Ville Syrjälä
2021-12-09drm/i915: Nuke {pipe,plane}_to_crtc_mapping[]Ville Syrjälä
2021-12-09drm/i915/trace: split out display trace to a separate fileJani Nikula
2021-12-03drm/i915/crtc: un-inline some crtc functions and move to intel_crtc.[ch]Jani Nikula
2021-11-23drm/i915/dsi: split out icl_dsi.hJani Nikula
2021-11-18drm/i915: Do vblank evasion correctly if vrr push has already been sentVille Syrjälä
2021-11-18drm/i915: Move vrr push after the frame counter sampling againVille Syrjälä
2021-11-10drm/i915: Use vblank workers for gamma updatesVille Syrjälä
2021-11-10drm/i915: Do vrr push before sampling the frame counterVille Syrjälä
2021-07-30drm/i915/display: remove explicit CNL handling from intel_crtc.cLucas De Marchi
2021-06-24drm/i915: s/intel_crtc/crtc/Ville Syrjälä
generated by cgit (git 2.34.1) at 2024-06-20 09:53:25 +0000