summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display.c
AgeCommit message (Expand)Author
2024-06-20drm/i915: Pass the whole atomic state to intel_color_prepare_commit()Ville Syrjälä
2024-06-20drm/i915: Add async flip tracepointVille Syrjälä
2024-06-13drm/i915: Factor out function to modeset commit a set of pipesImre Deak
2024-06-12drm/i915: Rename bigjoiner master/slave to bigjoiner primary/secondaryStanislav Lisovskiy
2024-06-12drm/i915: Rename all bigjoiner to joinerStanislav Lisovskiy
2024-06-11drm/i915/display: Skip Panel Replay on pipe comparison if no active planesJouni Högander
2024-06-11drm/i915: Compute CMRR and calculate vtotalMitul Golani
2024-06-11drm/i915: Define and compute Transcoder CMRR registersMitul Golani
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_SET_CONTEXT_LATENCYJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_DDI_FUNC_CTLJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_N2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_M2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_N1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_M1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_N2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_M2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_N1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_M1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to CHV_CANVASJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to CHV_BLENDJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_ARB_CTLJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANSCONFJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PFIT_PGM_RATIOSJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PFIT_CONTROLJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_MULTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPESRCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to BCLRPATJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VTOTALJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HTOTALJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to DPLLJani Nikula
2024-05-31drm/i915: Plumb the full atomic state into icl_check_nv12_planes()Ville Syrjälä
2024-05-30drm/i915/display: Add compare config for MTL+ platformsMika Kahola
2024-05-27drm/i915: Bury c8_planes_changed() in intel_color_check()Ville Syrjälä
2024-05-27drm/i915: Hide the intel_crtc_needs_color_update() inside intel_color_check()Ville Syrjälä
2024-05-27drm/i915: Plumb the entire atomic state into intel_color_check()Ville Syrjälä
2024-05-24drm/i915: pass dev_priv explicitly to DSPCNTRJani Nikula
2024-05-22drm/i915: Extract i9xx_plane_regs.hVille Syrjälä
2024-05-22drm/i915: Add skl+ plane name aliases to enum plane_idVille Syrjälä
2024-05-16drm/i915: pass dev_priv explicitly to CURCNTRJani Nikula
2024-05-15drm/i915: Extract intel_cursor_regs.hVille Syrjälä
2024-05-15drm/i915: Extract skl_universal_plane_regs.hVille Syrjälä
2024-05-15drm/i915/psr: Rename has_psr2 as has_sel_updateJouni Högander
2024-05-03drm/i915/display: perform transient flushMatthew Auld
2024-05-03drm/i915/bmg: Extend DG2 tc check to futureRadhakrishna Sripada
2024-05-03drm/i915: s/need_async_flip_disable_wa/need_async_flip_toggle_wa/Ville Syrjälä
generated by cgit (git 2.34.1) at 2025-04-22 23:00:31 +0000