summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display_power.c
AgeCommit message (Expand)Author
2020-02-26drm/i915/tgl: Allow DC5/DC6 entry while PG2 is activeMatt Roper
2020-02-23drm/i915/display/power: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya
2020-02-21drm/i915/tgl: Add Wa_22010178259:tglMatt Roper
2020-02-20drm/i915/tgl: Program MBUS_ABOX{1,2}_CTL during display initMatt Roper
2020-02-20drm/i915: Program MBUS with rmw during initializationMatt Roper
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson
2020-02-15drm/i915: Ensure no conflicts with BIOS when updating DbufStanislav Lisovskiy
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy
2020-02-05drm/i915: Introduce parameterized DBUF_CTLStanislav Lisovskiy
2020-02-05drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy
2020-02-04drm/i915/display: Defer application of initial chv_phy_controlChris Wilson
2020-01-31drm/i915: s/init_cdclk/init_cdclk_hw/Ville Syrjälä
2020-01-31drm/i915: s/cdclk_state/cdclk_config/Ville Syrjälä
2020-01-29drm/i915/display_power: use intel_de_*() functions for register accessJani Nikula
2020-01-25drm/i915/power: convert to struct drm_device macros in display/intel_display_...Wambui Karuga
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä
2019-12-13drm/i915/icl: Cleanup combo PHY aux power well handlersMatt Roper
2019-12-13drm/i915/tgl: Drop Wa#1178Matt Roper
2019-12-13drm/i915/ehl: Define EHL powerwells independently of ICLMatt Roper
2019-12-10drm/i915/tgl: Program BW_BUDDY registers during display initMatt Roper
2019-11-05drm/i915: update rawclk also on resumeJani Nikula
2019-10-29drm/i915/tgl: Add AUX B & C to DC_OFF_POWER_DOMAINSMatt Roper
2019-10-08drm/i915/tgl: Switch between dc3co and dc5 based on display idlenessAnshuman Gupta
2019-10-08drm/i915/tgl: Enable DC3CO state in "DC Off" power wellAnshuman Gupta
2019-10-08drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_maskAnshuman Gupta
2019-10-06drm/i915/vga: rename intel_vga_msr_write() to intel_vga_reset_io_mem()Jani Nikula
2019-10-02drm/i915/display: abstract all vgaarb access to intel_vga.[ch]Jani Nikula
2019-09-23drm/i915/tgl: Check the UC health of tc controllers after power onJosé Roberto de Souza
2019-08-28drm/i915: Align power domain names with port namesImre Deak
2019-08-20drm/i915/tgl: Move transcoders to pipes' powerwellsJosé Roberto de Souza
2019-08-20drm/i915: Sanitize PHY state during display core uninitImre Deak
2019-08-16drm/i915: Wrappers for display register waitsDaniele Ceraolo Spurio
2019-08-16drm/i915: Move i915_power_well_id out of i915_reg.hDaniele Ceraolo Spurio
2019-08-12drm/i915/tgl: Fixing up list of PG3 power domains.Anshuman Gupta
2019-08-12drm/i915/icl: Remove DDI IO power domain from PG3 power domainsAnshuman Gupta
2019-08-07drm/i915: abstract display suspend/resume operationsRodrigo Vivi
2019-08-07drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula
2019-07-26drm/i915/tgl: skip setting PORT_CL_DW12_* on initializationLucas De Marchi
2019-07-12drm/i915: Propagate "_remove" function name suffix downJanusz Krzysztofik
2019-07-11drm/i915/tgl: apply Display WA #1178 to fix type C donglesLucas De Marchi
2019-07-11drm/i915/tgl: Add power well to support 4th pipeMika Kahola
2019-07-11drm/i915/tgl: Add power well supportImre Deak
2019-07-11drm/i915/tgl: rename TRANSCODER_EDP_VDSC to use on transcoder AJosé Roberto de Souza
2019-07-10drm/i915: Transition port type checks to phy checksMatt Roper
2019-07-10drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespaceMatt Roper
2019-07-05drm/i915/ehl: Add support for DPLL4 (v10)Vivek Kasireddy
2019-07-03drm/i915: synchronize_irq() against the actual irqVille Syrjälä
2019-07-01drm/i915: Add state verification for the TypeC port modeImre Deak
2019-07-01drm/i915: Fix the TBT AUX power well enablingImre Deak
2019-07-01drm/i915: Tune down WARNs about TBT AUX power well enablingImre Deak
generated by cgit (git 2.34.1) at 2024-06-19 18:57:31 +0000