summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display_power.c
AgeCommit message (Expand)Author
2019-08-20drm/i915/tgl: Move transcoders to pipes' powerwellsJosé Roberto de Souza
2019-08-20drm/i915: Sanitize PHY state during display core uninitImre Deak
2019-08-16drm/i915: Wrappers for display register waitsDaniele Ceraolo Spurio
2019-08-16drm/i915: Move i915_power_well_id out of i915_reg.hDaniele Ceraolo Spurio
2019-08-12drm/i915/tgl: Fixing up list of PG3 power domains.Anshuman Gupta
2019-08-12drm/i915/icl: Remove DDI IO power domain from PG3 power domainsAnshuman Gupta
2019-08-07drm/i915: abstract display suspend/resume operationsRodrigo Vivi
2019-08-07drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula
2019-07-26drm/i915/tgl: skip setting PORT_CL_DW12_* on initializationLucas De Marchi
2019-07-12drm/i915: Propagate "_remove" function name suffix downJanusz Krzysztofik
2019-07-11drm/i915/tgl: apply Display WA #1178 to fix type C donglesLucas De Marchi
2019-07-11drm/i915/tgl: Add power well to support 4th pipeMika Kahola
2019-07-11drm/i915/tgl: Add power well supportImre Deak
2019-07-11drm/i915/tgl: rename TRANSCODER_EDP_VDSC to use on transcoder AJosé Roberto de Souza
2019-07-10drm/i915: Transition port type checks to phy checksMatt Roper
2019-07-10drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespaceMatt Roper
2019-07-05drm/i915/ehl: Add support for DPLL4 (v10)Vivek Kasireddy
2019-07-03drm/i915: synchronize_irq() against the actual irqVille Syrjälä
2019-07-01drm/i915: Add state verification for the TypeC port modeImre Deak
2019-07-01drm/i915: Fix the TBT AUX power well enablingImre Deak
2019-07-01drm/i915: Tune down WARNs about TBT AUX power well enablingImre Deak
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula
generated by cgit (git 2.34.1) at 2024-05-13 22:26:20 +0000