summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2017-03-03drm/i915: Add cxsr toggle tracepointVille Syrjälä
2017-03-03drm/i915: Add VLV/CHV watermark/FIFO programming tracepointsVille Syrjälä
2017-03-03drm/i915: Kill level 0 wm hack for VLV/CHVVille Syrjälä
2017-03-03drm/i915: Workaround VLV/CHV sprite1->sprite0 enable underrunVille Syrjälä
2017-03-03drm/i915: Sanitize VLV/CHV watermarks properlyVille Syrjälä
2017-03-03drm/i915: Nuke crtc->wm.cxsr_allowedVille Syrjälä
2017-03-03drm/i915: Compute proper intermediate wms for vlv/cvhVille Syrjälä
2017-03-03drm/i915: Skip useless watermark/FIFO related work on VLV/CHV when not neededVille Syrjälä
2017-03-03drm/i915: Compute vlv/chv wms the atomic wayVille Syrjälä
2017-03-03drm/i915: Compute VLV/CHV FIFO sizes based on the PM2 watermarksVille Syrjälä
2017-03-03drm/i915: Plop vlv/chv fifo sizes into crtc stateVille Syrjälä
2017-03-03drm/i915: Plop vlv wm state into crtc_stateVille Syrjälä
2017-03-03drm/i915: Move vlv wms from crtc->wm_state to crtc->wm.active.vlvVille Syrjälä
2017-03-03drm/i915: Track plane fifo sizes under intel_crtcVille Syrjälä
2017-03-02drm/i915: s/assert_spin_locked/lockdep_assert_held/Chris Wilson
2017-03-02drm/i915: Fix legacy cursor vs. watermarks for ILK-BDWVille Syrjälä
2017-03-01drm/i915/gen9: Increase PCODE request timeout to 50msImre Deak
2017-02-27drm/i915: Avoid tweaking evaluation thresholds on Baytrail v3Mika Kuoppala
2017-02-27drm/i915/glk: Implement WaDDIIOTimeoutAnder Conselvan de Oliveira
2017-02-20drm/i915: Remove unrequired POSTING_READ from gen6_set_rps()Chris Wilson
2017-02-20drm/i915: Store the requested frequency whilst RPS is disabledChris Wilson
2017-02-20drm/i915: Move the common RPS warnings to intel_set_rps()Chris Wilson
2017-02-16drm/i915/bxt: apply clock gating workaround to all revisionsJani Nikula
2017-02-14drm/i915: Only apply the jump to the "efficient RPS" frequency on startupChris Wilson
2017-02-14drm/i915: Enable fine-tuned RPS for cherryviewChris Wilson
2017-02-14drm/i915/chv: Set min freq to RPn on CHV.Deepak S
2017-02-14drm/i915: fix for WaDisableDopClockGating:bdwRobert Bragg
2017-02-08drm/i915: Move ilk_pipe_pixel_rate() to intel_display.cVille Syrjälä
2017-02-08drm/i915: Track full cdclk state for the logical and actual cdclk frequenciesVille Syrjälä
2017-02-08drm/i915: Store the pipe pixel rate in the crtc stateVille Syrjälä
2017-01-30drm/i915/glk: Turn on workarounds that apply to Geminilake tooAnder Conselvan de Oliveira
2017-01-26drm/i915: Report the failure to write to the punitChris Wilson
2017-01-26drm/i915: Remove early pre-production RPS workarounds for BXTChris Wilson
2017-01-24drm/i915: Introduce IS_GEN9_BC for Skylake and Kabylake.Rodrigo Vivi
2017-01-04Merge tag 'drm-misc-next-2016-12-30' of git://anongit.freedesktop.org/git/drm...Daniel Vetter
2017-01-03drm/i915: Update comment in vlv_set_rps_idle()Chris Wilson
2016-12-22drm/i915: Disable L2 cache clock gating on 830 when using the overlayVille Syrjälä
2016-12-18drm/i915: Unify active context tracking between legacy/execlists/gucChris Wilson
2016-12-15drm: Nuke fb->pixel_formatVille Syrjälä
2016-12-15drm: Replace drm_format_plane_cpp() with fb->format->cpp[]Ville Syrjälä
2016-12-15drm/i915: Eliminate the ugly 'fb?:' constructs from the ilk/skl wm codeVille Syrjälä
2016-12-08drm/i915/gen9: Fix PCODE polling during SAGV disablingImre Deak
2016-12-08drm/i915/gen9: Fix PCODE polling during CDCLK change notificationImre Deak
2016-12-08Merge tag 'drm-intel-next-fixes-2016-12-07' of git://anongit.freedesktop.org/...Dave Airlie
2016-12-07drm/i915/skl+: change WM calc to fixed point 16.16Mahesh Kumar
2016-12-07drm/i915/kbl: IPC workaround for kabylakeMahesh Kumar
2016-12-07drm/i915/bxt: IPC WA for BroxtonMahesh Kumar
2016-12-07drm/i915/skl: Add variables to check x_tile and y_tileMahesh Kumar
2016-12-07drm/i915: Protect DSPARB registers with a spinlockVille Syrjälä
2016-12-07drm/i915: rename BROADWATER and CRESTLINE to I965G and I965GM, respectivelyJani Nikula
generated by cgit (git 2.34.1) at 2025-04-15 21:54:15 +0000