summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_psr.c
AgeCommit message (Expand)Author
2018-05-09drm/i915/psr: Check if VBT says PSR can be enabled.Dhinakaran Pandiyan
2018-04-26drm/i915/psr/cnl: Set y-coordinate as valid in SDPJosé Roberto de Souza
2018-04-26drm/i915/psr/skl+: Print information about what caused a PSR exitJosé Roberto de Souza
2018-04-26drm/i915/psr: Prevent PSR exit when a non-pipe related register is writtenosé Roberto de Souza
2018-04-20drm/i915/psr: Timestamps for PSR entry and exit interrupts.Dhinakaran Pandiyan
2018-04-20drm/i915/psr: Control PSR interrupts via debugfsDhinakaran Pandiyan
2018-04-10drm/i915/psr: Chase psr.enabled only under the psr.lockChris Wilson
2018-03-30drm/i915/psr: Set DPCD PSR2 enable bit when neededJosé Roberto de Souza
2018-03-30drm/i915/psr: Cache sink synchronization latencyJosé Roberto de Souza
2018-03-30drm/i915/psr: Use PSR2 macro for PSR2José Roberto de Souza
2018-03-30drm/i915/psr: Do not override PSR2 sink supportJosé Roberto de Souza
2018-03-30drm/i915/psr/cnl: Enable Y-coordinate support in sourceJosé Roberto de Souza
2018-03-30drm/i915/psr: Tie PSR2 support to Y coordinate requirementJosé Roberto de Souza
2018-03-30drm/i915/psr: Nuke aux frame syncJosé Roberto de Souza
2018-03-21drm/i915/psr: Remove open-coded PSR AUX transactions for SKL+Dhinakaran Pandiyan
2018-03-21drm/i915/psr: Move PSR aux setup to it's own function.Dhinakaran Pandiyan
2018-03-13drm/i915: Move CUR SURFLIVE definition to a better place.Rodrigo Vivi
2018-03-13drm/i915/psr: Use more PSR HW tracking.Rodrigo Vivi
2018-03-12drm/i915/psr: Display WA 0884 applied broadly for more HW tracking.Rodrigo Vivi
2018-03-06drm/i915/psr: Update PSR2 resolution check for CannonlakeDhinakaran Pandiyan
2018-02-27drm/i915/psr: Don't avoid PSR when PSR2 conditions are not met.Rodrigo Vivi
2018-02-27drm/i915/psr2: Fix max resolution supported.Rodrigo Vivi
2018-02-27drm/i915/psr: Check for power state control capability.Dhinakaran Pandiyan
2018-02-27drm/i915/psr: Check for the specific AUX_FRAME_SYNC cap bit.Dhinakaran Pandiyan
2018-02-27drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan
2018-02-27drm/i915/psr: New power domain for AUX IO.Dhinakaran Pandiyan
2018-02-09drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin
2018-01-19drm/i915/psr: Don't name status or debug registers like control registers.Dhinakaran Pandiyan
2018-01-12drm/i915/psr: Avoid initializing PSR if there is no sink support.Dhinakaran Pandiyan
2018-01-12drm/i915/psr: CAN_PSR() macro to check for PSR source and sink support.Dhinakaran Pandiyan
2018-01-12drm/i915/psr: Kill psr.source_ok flag.Dhinakaran Pandiyan
2017-12-20drm/i915/psr: Fix register name mess up.Dhinakaran Pandiyan
2017-11-09drm/i915: Nuke intel_digital_port->portVille Syrjälä
2017-10-17drm/i915: Remove mostly duplicated video DIP handling from PSR codeVille Syrjälä
2017-10-12drm/i915: Start tracking PSR state in crtc stateVille Syrjälä
2017-09-28drm/i915/psr: Set frames before SU entry for psr2vathsala nagaraju
2017-09-22drm/i915: Rename global i915 to i915_modparamsMichal Wajdeczko
2017-09-18drm/i915: Do not enable DRRS when PSR is enabledRadhakrishna Sripada
2017-09-13drm/i915: Refresh VLV/CHV PSR comments on HW PSR_state machine.Rodrigo Vivi
2017-09-11drm/i915/psr: Add enable_source vfunc.Rodrigo Vivi
2017-09-11drm/i915/psr: Add enable_sink vfunc.Rodrigo Vivi
2017-09-11drm/i915/psr: Add setup VSC vfunc.Rodrigo Vivi
2017-09-11drm/i915/psr: Re-org Activate after enableRodrigo Vivi
2017-09-11drm/i915/psr: Move hsw_enable_source after enabling sink.Rodrigo Vivi
2017-09-11drm/i915/psr: Re-create a hsw_psr_enable_source.Rodrigo Vivi
2017-09-11drm/i915/psr: Unify VSC setup functions.Rodrigo Vivi
2017-09-11drm/i915/psr: Add activate vfunc.Rodrigo Vivi
2017-09-11drm/i915/psr: hsw_psr_activate.Rodrigo Vivi
2017-09-11drm/i915/psr: vfunc for disabling source.Rodrigo Vivi
2017-09-11drm/i915/psr: Avoid any PSR stuff on platforms without support.Rodrigo Vivi
generated by cgit (git 2.34.1) at 2025-05-01 21:00:08 +0000