summaryrefslogtreecommitdiff
path: root/drivers/net/wireless/realtek/rtw89/reg.h
AgeCommit message (Expand)Author
2022-05-11rtw89: 8852c: add settings to decrease the effect of DCHsuan Hung
2022-05-04rtw89: 8852c: correct register definitions used by 8852cPing-Ke Shih
2022-05-04rtw89: correct AID settings of beamformeePing-Ke Shih
2022-05-03rtw89: 8852c: rfk: add DPKPing-Ke Shih
2022-05-03rtw89: 8852c: rfk: add IQKPing-Ke Shih
2022-05-03rtw89: 8852c: rfk: add RX DCKPing-Ke Shih
2022-05-03rtw89: 8852c: rfk: add LCKPing-Ke Shih
2022-05-03rtw89: 8852c: rfk: add DACKPing-Ke Shih
2022-04-24rtw89: 8852c: add chip_ops related to BTCPing-Ke Shih
2022-04-24rtw89: 8852c: configure default BB TX/RX pathPing-Ke Shih
2022-04-23rtw89: 8852c: add set channel of BB partPing-Ke Shih
2022-04-23rtw89: 8852c: set channel of MAC partPing-Ke Shih
2022-04-23rtw89: 8852c: add set channel function of RF partPing-Ke Shih
2022-04-23rtw89: 8852c: add efuse gain offset parserPing-Ke Shih
2022-04-23rtw89: 8852c: add BB initial and reset functionsPing-Ke Shih
2022-04-23rtw89: 8852c: phy: configure TSSI bandedgePing-Ke Shih
2022-04-12rtw89: 8852c: add 8852c specific BT-coexistence initial functionChia-Yuan Li
2022-04-12rtw89: 8852c: disable firmware watchdog if CPU disabledChia-Yuan Li
2022-04-12rtw89: reset BA CAMPing-Ke Shih
2022-04-12rtw89: ser: configure top ERR IMR for firmware to recoverPing-Ke Shih
2022-04-12rtw89: ser: configure C-MAC interrupt maskChia-Yuan Li
2022-04-12rtw89: ser: configure D-MAC interrupt maskChia-Yuan Li
2022-04-06rtw89: update ptcl_initPing-Ke Shih
2022-04-06rtw89: update TMAC parametersPing-Ke Shih
2022-04-06rtw89: initialize NAV controlPing-Ke Shih
2022-04-06rtw89: update scheduler settingPing-Ke Shih
2022-04-06rtw89: 8852c: update security engine settingPing-Ke Shih
2022-04-06rtw89: add chip_ops::{enable,disable}_bb_rf to support v1 chipPing-Ke Shih
2022-04-06rtw89: update STA scheduler parameters for v1 chipPing-Ke Shih
2022-04-06rtw89: extend dmac_pre_init to support 8852CPing-Ke Shih
2022-04-06rtw89: pci: add LTR setting for v1 chipPing-Ke Shih
2022-04-06rtw89: pci: refine pci pre_init functionChia-Yuan Li
2022-04-06rtw89: pci: add register definition to rtw89_pci_info to generalize pci codePing-Ke Shih
2022-03-17rtw89: implement stop and resume channels transmission v1Ping-Ke Shih
2022-03-17rtw89: 8852c: add mac_ctrl_path and mac_cfg_gnt APIsChia-Yuan Li
2022-03-17rtw89: initialize preload window of D-MACPing-Ke Shih
2022-03-17rtw89: modify MAC enable functionsChia-Yuan Li
2022-03-17rtw89: 8852c: add read/write rf register functionChung-Hsuan Hung
2022-03-17rtw89: 8852c: add setting of TB UL TX power offsetYuan-Han Zhang
2022-03-17rtw89: modify dcfo_comp to share with chipsYuan-Han Zhang
2022-03-10rtw89: support DAV efuse reading operationPing-Ke Shih
2022-03-10rtw89: 8852c: add chip::dle_memPing-Ke Shih
2022-03-10rtw89: add page_regs to handle v1 chipsPing-Ke Shih
2022-03-10rtw89: add chip_info::{h2c,c2h}_reg to support more chipsPing-Ke Shih
2022-03-10rtw89: add hci_func_en_addr to support variant generationPing-Ke Shih
2022-03-10rtw89: add power_{on/off}_funcPing-Ke Shih
2022-03-09rtw89: add tx_wake notify for low ps modeChin-Yen Lee
2022-01-28rtw89: refine DIG feature to support 160M and CCK PDJohnson Lin
2022-01-28rtw89: configure mac port HIQ registersPing-Ke Shih
2021-12-22rtw89: 8852a: correct bit definition of dfs_enChung-Hsuan Hung
generated by cgit (git 2.34.1) at 2025-05-30 00:15:15 +0000