summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test/mock.c
AgeCommit message (Expand)Author
2024-02-16cxl/test: Add support for qos_class checkingDave Jiang
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams
2023-06-25Revert "cxl/port: Enable the HDM decoder capability for switch ports"Dan Williams
2023-06-25cxl: Rename 'uport' to 'uport_dev'Dan Williams
2023-06-25cxl/rch: Prepare for caching the MMIO mapped PCIe AER capabilityDan Williams
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter
2023-05-18cxl/port: Enable the HDM decoder capability for switch portsDan Williams
2023-05-13tools/testing/cxl: Use DEFINE_STATIC_SRCU()Dan Williams
2023-02-14cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang
2023-02-14cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang
2023-02-14cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter
2022-06-28tools/testing/cxl: Fix cxl_hdm_decode_init() calling conventionDan Williams
2022-05-19cxl/port: Reuse 'struct cxl_hdm' context for hdm initDan Williams
2022-05-19cxl/pci: Drop @info argument to cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams
2021-09-21tools/testing/cxl: Introduce a mocked-up CXL port hierarchyDan Williams