summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/pci/cdns-pcie-host.yaml
blob: ab6e43b636ecb83fa5a18d05181e9d62b8b698de (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pci/cdns-pcie-host.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Cadence PCIe Host

maintainers:
  - Tom Joseph <tjoseph@cadence.com>

allOf:
  - $ref: "/schemas/pci/pci-bus.yaml#"
  - $ref: "cdns-pcie.yaml#"

properties:
  cdns,no-bar-match-nbits:
    description:
      Set into the no BAR match register to configure the number of least
      significant bits kept during inbound (PCIe -> AXI) address translations
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
    minimum: 0
    maximum: 64
    default: 32

  msi-parent: true