blob: 5d64fb40a0d6207c3fec50e3fda44f18c8983e0d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pwm/loongson,ls7a-pwm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Loongson PWM Controller
maintainers:
- Binbin Zhou <zhoubinbin@loongson.cn>
description:
The Loongson PWM has one pulse width output signal and one pulse input
signal to be measured.
It can be found on Loongson-2K series cpus and Loongson LS7A bridge chips.
allOf:
- $ref: pwm.yaml#
properties:
compatible:
oneOf:
- const: loongson,ls7a-pwm
- items:
- enum:
- loongson,ls2k0500-pwm
- loongson,ls2k1000-pwm
- loongson,ls2k2000-pwm
- const: loongson,ls7a-pwm
reg:
maxItems: 1
interrupts:
maxItems: 1
clocks:
maxItems: 1
'#pwm-cells':
description:
The first cell must have a value of 0, which specifies the PWM output signal;
The second cell is the period in nanoseconds;
The third cell flag supported by this binding is PWM_POLARITY_INVERTED.
const: 3
required:
- compatible
- reg
- interrupts
- clocks
additionalProperties: false
examples:
- |
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/clock/loongson,ls2k-clk.h>
pwm@1fe22000 {
compatible = "loongson,ls2k1000-pwm", "loongson,ls7a-pwm";
reg = <0x1fe22000 0x10>;
interrupt-parent = <&liointc0>;
interrupts = <24 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk LOONGSON2_APB_CLK>;
#pwm-cells = <3>;
};
|
