summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/apple/s8000.dtsi
blob: 72322f5677ab15820675a0c4e04eba0a4210bdde (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Apple S8000 "A9" (Samsung) SoC
 *
 * Other names: H8P, "Maui"
 *
 * Copyright (c) 2024, Nick Chan <towinchenmi@gmail.com>
 */

#include "s800-0-3.dtsi"

/ {
	twister_opp: opp-table {
		compatible = "operating-points-v2";

		opp01 {
			opp-hz = /bits/ 64 <300000000>;
			opp-level = <1>;
			clock-latency-ns = <650>;
		};
		opp02 {
			opp-hz = /bits/ 64 <396000000>;
			opp-level = <2>;
			clock-latency-ns = <75000>;
		};
		opp03 {
			opp-hz = /bits/ 64 <600000000>;
			opp-level = <3>;
			clock-latency-ns = <27000>;
		};
		opp04 {
			opp-hz = /bits/ 64 <912000000>;
			opp-level = <4>;
			clock-latency-ns = <32000>;
		};
		opp05 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-level = <5>;
			clock-latency-ns = <35000>;
		};
		opp06 {
			opp-hz = /bits/ 64 <1512000000>;
			opp-level = <6>;
			clock-latency-ns = <45000>;
		};
		opp07 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-level = <7>;
			clock-latency-ns = <58000>;
		};
#if 0
		/* Not available until CPU deep sleep is implemented */
		opp08 {
			opp-hz = /bits/ 64 <1844000000>;
			opp-level = <8>;
			clock-latency-ns = <58000>;
			turbo-mode;
		};
#endif
	};
};

/*
 * The A9 was made by two separate fabs on two different process
 * nodes: Samsung made the S8000 (APL0898) on 14nm and TSMC made
 * the S8003 (APL1022) on 16nm. There are some minor differences
 * such as timing in cpufreq state transistions.
 */