blob: bbf908a5322c91a6ef1d8d7a02a98c76e44673e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* On-board switches for the Renesas RZ/G3S SMARC Module and RZ SMARC Carrier II
* boards.
*
* Copyright (C) 2024 Renesas Electronics Corp.
*/
#ifndef __RZG3S_SMARC_SWITCHES_H__
#define __RZG3S_SMARC_SWITCHES_H__
/*
* On-board switches' states:
* @SW_OFF: switch's state is OFF
* @SW_ON: switch's state is ON
*/
#define SW_OFF 0
#define SW_ON 1
/*
* SW_CONFIG[x] switches' states:
* @SW_CONFIG2:
* SW_OFF - SD0 is connected to eMMC
* SW_ON - SD0 is connected to uSD0 card
* @SW_CONFIG3:
* SW_OFF - SD2 is connected to SoC
* SW_ON - SCIF1, SSI0, IRQ0, IRQ1 connected to SoC
*/
#define SW_CONFIG2 SW_OFF
#define SW_CONFIG3 SW_ON
/*
* SW_OPT_MUX[x] switches' states:
* @SW_OPT_MUX4:
* SW_OFF - The SMARC SER0 signals are routed to M.2 Key E UART
* SW_ON - The SMARC SER0 signals are routed to PMOD1
*/
#define SW_OPT_MUX4 SW_ON
#endif /* __RZG3S_SMARC_SWITCHES_H__ */
|
