drivers/misc/habanalabs/include/gaudi2/asic_reg/dcore0_rtr0_ctrl_regs.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291

/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE0_RTR0_CTRL_REGS_H_
#define ASIC_REG_DCORE0_RTR0_CTRL_REGS_H_

/*
 *****************************************
 *   DCORE0_RTR0_CTRL
 *   (Prototype: RTR_CTRL)
 *****************************************
 */

#define mmDCORE0_RTR0_CTRL_MEM_NUM 0x4140100

#define mmDCORE0_RTR0_CTRL_MEM_MAP 0x4140104

#define mmDCORE0_RTR0_CTRL_WR_RL_MEM 0x4140108

#define mmDCORE0_RTR0_CTRL_WR_RL_PCI 0x414010C

#define mmDCORE0_RTR0_CTRL_WR_RL_SRAM 0x4140110

#define mmDCORE0_RTR0_CTRL_RD_RL_MEM 0x4140114

#define mmDCORE0_RTR0_CTRL_RD_RL_PCI 0x4140118

#define mmDCORE0_RTR0_CTRL_RD_RL_SRAM 0x414011C

#define mmDCORE0_RTR0_CTRL_WR_RL_MEM_RED 0x4140120

#define mmDCORE0_RTR0_CTRL_RL_MEM_REDUCTION 0x4140124

#define mmDCORE0_RTR0_CTRL_WR_RL_SRAM_RED 0x4140128

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_CFG_0 0x4140400

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_CFG_1 0x4140404

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_SHIFT_0 0x4140408

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_SHIFT_1 0x414040C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_0 0x4140410

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_1 0x4140414

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_2 0x4140418

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_3 0x414041C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_4 0x4140420

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_5 0x4140424

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_6 0x4140428

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_7 0x414042C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_8 0x4140430

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_9 0x4140434

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_10 0x4140438

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_11 0x414043C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_12 0x4140440

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_13 0x4140444

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_14 0x4140448

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_EXPECTED_LAT_15 0x414044C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_0 0x4140450

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_1 0x4140454

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_2 0x4140458

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_3 0x414045C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_4 0x4140460

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_5 0x4140464

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_6 0x4140468

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_7 0x414046C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_8 0x4140470

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_9 0x4140474

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_10 0x4140478

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_11 0x414047C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_12 0x4140480

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_13 0x4140484

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_14 0x4140488

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_TOKEN_15 0x414048C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_0 0x4140490

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_1 0x4140494

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_2 0x4140498

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_3 0x414049C

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_4 0x41404A0

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_5 0x41404A4

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_6 0x41404A8

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_7 0x41404AC

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_8 0x41404B0

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_9 0x41404B4

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_10 0x41404B8

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_11 0x41404BC

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_12 0x41404C0

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_13 0x41404C4

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_14 0x41404C8

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_BANK_ID_15 0x41404CC

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_WDT_0 0x41404D0

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_WDT_1 0x41404D4

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_DEC_TOKEN_0 0x41404D8

#define mmDCORE0_RTR0_CTRL_RGL_SRAM_DEC_TOKEN_1 0x41404DC

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_HI_ADDR 0x4140AB8

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_LO_ADDR 0x4140ABC

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AW_SET 0x4140AC0

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_HI_ADDR 0x4140AC4

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_LO_ADDR 0x4140AC8

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_HBW_AR_SET 0x4140ACC

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AW_ADDR 0x4140AD0

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AW_SET 0x4140AD4

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AR_ADDR 0x4140AD8

#define mmDCORE0_RTR0_CTRL_DEC_RAZWI_LBW_AR_SET 0x4140ADC

#define mmDCORE0_RTR0_CTRL_RGL_MEM_CFG_0 0x4140AE4

#define mmDCORE0_RTR0_CTRL_RGL_MEM_CFG_1 0x4140AE8

#define mmDCORE0_RTR0_CTRL_RGL_MEM_SHIFT_0 0x4140AEC

#define mmDCORE0_RTR0_CTRL_RGL_MEM_SHIFT_1 0x4140AF0

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_0 0x4140AF4

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_1 0x4140AF8

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_2 0x4140AFC

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_3 0x4140B00

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_4 0x4140B04

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_5 0x4140B08

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_6 0x4140B0C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_7 0x4140B10

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_8 0x4140B14

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_9 0x4140B18

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_10 0x4140B1C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_11 0x4140B20

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_12 0x4140B24

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_13 0x4140B28

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_14 0x4140B2C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_EXPECTED_LAT_15 0x4140B30

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_0 0x4140B34

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_1 0x4140B38

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_2 0x4140B3C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_3 0x4140B40

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_4 0x4140B44

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_5 0x4140B48

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_6 0x4140B4C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_7 0x4140B50

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_8 0x4140B54

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_9 0x4140B58

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_10 0x4140B5C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_11 0x4140B60

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_12 0x4140B64

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_13 0x4140B68

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_14 0x4140B6C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_TOKEN_15 0x4140B70

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_0 0x4140B74

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_1 0x4140B78

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_2 0x4140B7C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_3 0x4140B80

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_4 0x4140B84

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_5 0x4140B88

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_6 0x4140B8C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_7 0x4140B90

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_8 0x4140B94

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_9 0x4140B98

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_10 0x4140B9C

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_11 0x4140BA0

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_12 0x4140BA4

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_13 0x4140BA8

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_14 0x4140BAC

#define mmDCORE0_RTR0_CTRL_RGL_MEM_ID_15 0x4140BB0

#define mmDCORE0_RTR0_CTRL_RGL_MEM_WDT_0 0x4140BB4

#define mmDCORE0_RTR0_CTRL_RGL_MEM_WDT_1 0x4140BB8

#define mmDCORE0_RTR0_CTRL_RGL_WR_RED_CNT 0x4140BBC

#define mmDCORE0_RTR0_CTRL_RGL_MEM_DEC_TOKEN_0 0x4140BC0

#define mmDCORE0_RTR0_CTRL_RGL_MEM_DEC_TOKEN_1 0x4140BC4

#endif /* ASIC_REG_DCORE0_RTR0_CTRL_REGS_H_ */