blob: 909cda03c246645cddcbaba99912262569690c79 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2020 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_PDMA0_CORE_MASKS_H_
#define ASIC_REG_PDMA0_CORE_MASKS_H_
/*
*****************************************
* PDMA0_CORE
* (Prototype: DMA_CORE)
*****************************************
*/
/* PDMA0_CORE_CFG_0 */
#define PDMA0_CORE_CFG_0_EN_SHIFT 0
#define PDMA0_CORE_CFG_0_EN_MASK 0x1
/* PDMA0_CORE_CFG_1 */
#define PDMA0_CORE_CFG_1_HALT_SHIFT 0
#define PDMA0_CORE_CFG_1_HALT_MASK 0x1
#define PDMA0_CORE_CFG_1_FLUSH_SHIFT 1
#define PDMA0_CORE_CFG_1_FLUSH_MASK 0x2
/* PDMA0_CORE_PROT */
#define PDMA0_CORE_PROT_VAL_SHIFT 0
#define PDMA0_CORE_PROT_VAL_MASK 0x1
#define PDMA0_CORE_PROT_ERR_VAL_SHIFT 1
#define PDMA0_CORE_PROT_ERR_VAL_MASK 0x2
/* PDMA0_CORE_CKG */
#define PDMA0_CORE_CKG_HBW_RBUF_SHIFT 0
#define PDMA0_CORE_CKG_HBW_RBUF_MASK 0x1
#define PDMA0_CORE_CKG_LBW_RBUF_KDMA_SHIFT 1
#define PDMA0_CORE_CKG_LBW_RBUF_KDMA_MASK 0x2
#define PDMA0_CORE_CKG_TE_SHIFT 2
#define PDMA0_CORE_CKG_TE_MASK 0x4
/* PDMA0_CORE_RD_GLBL */
#define PDMA0_CORE_RD_GLBL_LBW_VIA_HBW_SHIFT 0
#define PDMA0_CORE_RD_GLBL_LBW_VIA_HBW_MASK 0x1
#define PDMA0_CORE_RD_GLBL_HBW_FORCE_MISS_SHIFT 4
#define PDMA0_CORE_RD_GLBL_HBW_FORCE_MISS_MASK 0x10
#define PDMA0_CORE_RD_GLBL_LBW_FORCE_MISS_SHIFT 5
#define PDMA0_CORE_RD_GLBL_LBW_FORCE_MISS_MASK 0x20
/* PDMA0_CORE_RD_HBW_MAX_OUTSTAND */
#define PDMA0_CORE_RD_HBW_MAX_OUTSTAND_VAL_SHIFT 0
#define PDMA0_CORE_RD_HBW_MAX_OUTSTAND_VAL_MASK 0xFFF
/* PDMA0_CORE_RD_HBW_MAX_SIZE */
#define PDMA0_CORE_RD_HBW_MAX_SIZE_DATA_SHIFT 0
#define PDMA0_CORE_RD_HBW_MAX_SIZE_DATA_MASK 0xFFF
#define PDMA0_CORE_RD_HBW_MAX_SIZE_MD_SHIFT 16
#define PDMA0_CORE_RD_HBW_MAX_SIZE_MD_MASK 0xFFF0000
/* PDMA0_CORE_RD_HBW_ARCACHE */
#define PDMA0_CORE_RD_HBW_ARCACHE_VAL_SHIFT 0
#define PDMA0_CORE_RD_HBW_ARCACHE_VAL_MASK 0xF
/* PDMA0_CORE_RD_HBW_INFLIGHTS */
#define PDMA0_CORE_RD_HBW_INFLIGHTS_VAL_SHIFT 0
#define PDMA0_CORE_RD_HBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_RD_HBW_RATE_LIM_CFG */
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_TOUT_SHIFT 0
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_TOUT_MASK 0xFF
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_SAT_SHIFT 16
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_SAT_MASK 0xFF0000
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_EN_SHIFT 31
#define PDMA0_CORE_RD_HBW_RATE_LIM_CFG_EN_MASK 0x80000000
/* PDMA0_CORE_RD_LBW_MAX_OUTSTAND */
#define PDMA0_CORE_RD_LBW_MAX_OUTSTAND_VAL_SHIFT 0
#define PDMA0_CORE_RD_LBW_MAX_OUTSTAND_VAL_MASK 0xFFF
/* PDMA0_CORE_RD_LBW_MAX_SIZE */
#define PDMA0_CORE_RD_LBW_MAX_SIZE_DATA_SHIFT 0
#define PDMA0_CORE_RD_LBW_MAX_SIZE_DATA_MASK 0xFFF
#define PDMA0_CORE_RD_LBW_MAX_SIZE_MD_SHIFT 16
#define PDMA0_CORE_RD_LBW_MAX_SIZE_MD_MASK 0xFFF0000
/* PDMA0_CORE_RD_LBW_ARCACHE */
#define PDMA0_CORE_RD_LBW_ARCACHE_VAL_SHIFT 0
#define PDMA0_CORE_RD_LBW_ARCACHE_VAL_MASK 0xF
/* PDMA0_CORE_RD_LBW_INFLIGHTS */
#define PDMA0_CORE_RD_LBW_INFLIGHTS_VAL_SHIFT 0
#define PDMA0_CORE_RD_LBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_RD_LBW_RATE_LIM_CFG */
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_TOUT_SHIFT 0
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_TOUT_MASK 0xFF
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_SAT_SHIFT 16
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_SAT_MASK 0xFF0000
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_EN_SHIFT 31
#define PDMA0_CORE_RD_LBW_RATE_LIM_CFG_EN_MASK 0x80000000
/* PDMA0_CORE_WR_HBW_MAX_OUTSTAND */
#define PDMA0_CORE_WR_HBW_MAX_OUTSTAND_VAL_SHIFT 0
#define PDMA0_CORE_WR_HBW_MAX_OUTSTAND_VAL_MASK 0xFFFF
/* PDMA0_CORE_WR_HBW_MAX_AWID */
#define PDMA0_CORE_WR_HBW_MAX_AWID_VAL_SHIFT 0
#define PDMA0_CORE_WR_HBW_MAX_AWID_VAL_MASK 0x3FFF
/* PDMA0_CORE_WR_HBW_AWCACHE */
#define PDMA0_CORE_WR_HBW_AWCACHE_VAL_SHIFT 0
#define PDMA0_CORE_WR_HBW_AWCACHE_VAL_MASK 0xF
/* PDMA0_CORE_WR_HBW_INFLIGHTS */
#define PDMA0_CORE_WR_HBW_INFLIGHTS_VAL_SHIFT 0
#define PDMA0_CORE_WR_HBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_WR_HBW_RATE_LIM_CFG */
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_TOUT_SHIFT 0
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_TOUT_MASK 0xFF
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_SAT_SHIFT 16
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_SAT_MASK 0xFF0000
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_EN_SHIFT 31
#define PDMA0_CORE_WR_HBW_RATE_LIM_CFG_EN_MASK 0x80000000
/* PDMA0_CORE_WR_LBW_MAX_OUTSTAND */
#define PDMA0_CORE_WR_LBW_MAX_OUTSTAND_VAL_SHIFT 0
#define PDMA0_CORE_WR_LBW_MAX_OUTSTAND_VAL_MASK 0xFFFF
/* PDMA0_CORE_WR_LBW_MAX_AWID */
#define PDMA0_CORE_WR_LBW_MAX_AWID_VAL_SHIFT 0
#define PDMA0_CORE_WR_LBW_MAX_AWID_VAL_MASK 0x7F
/* PDMA0_CORE_WR_LBW_AWCACHE */
#define PDMA0_CORE_WR_LBW_AWCACHE_VAL_SHIFT 0
#define PDMA0_CORE_WR_LBW_AWCACHE_VAL_MASK 0xF
/* PDMA0_CORE_WR_LBW_INFLIGHTS */
#define PDMA0_CORE_WR_LBW_INFLIGHTS_VAL_SHIFT 0
#define PDMA0_CORE_WR_LBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_WR_LBW_RATE_LIM_CFG */
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_TOUT_SHIFT 0
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_TOUT_MASK 0xFF
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_SAT_SHIFT 16
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_SAT_MASK 0xFF0000
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_EN_SHIFT 31
#define PDMA0_CORE_WR_LBW_RATE_LIM_CFG_EN_MASK 0x80000000
/* PDMA0_CORE_WR_COMP_MAX_OUTSTAND */
#define PDMA0_CORE_WR_COMP_MAX_OUTSTAND_VAL_SHIFT 0
#define PDMA0_CORE_WR_COMP_MAX_OUTSTAND_VAL_MASK 0x1F
/* PDMA0_CORE_WR_COMP_AWUSER */
#define PDMA0_CORE_WR_COMP_AWUSER_VAL_SHIFT 0
#define PDMA0_CORE_WR_COMP_AWUSER_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_ERR_CFG */
#define PDMA0_CORE_ERR_CFG_ERR_MSG_EN_SHIFT 0
#define PDMA0_CORE_ERR_CFG_ERR_MSG_EN_MASK 0x1
#define PDMA0_CORE_ERR_CFG_STOP_ON_ERR_SHIFT 1
#define PDMA0_CORE_ERR_CFG_STOP_ON_ERR_MASK 0x2
/* PDMA0_CORE_ERR_CAUSE */
#define PDMA0_CORE_ERR_CAUSE_HBW_RD_ERR_SHIFT 0
#define PDMA0_CORE_ERR_CAUSE_HBW_RD_ERR_MASK 0x1
#define PDMA0_CORE_ERR_CAUSE_HBW_WR_ERR_SHIFT 1
#define PDMA0_CORE_ERR_CAUSE_HBW_WR_ERR_MASK 0x2
#define PDMA0_CORE_ERR_CAUSE_LBW_MSG_WR_ERR_SHIFT 2
#define PDMA0_CORE_ERR_CAUSE_LBW_MSG_WR_ERR_MASK 0x4
#define PDMA0_CORE_ERR_CAUSE_DESC_OVF_SHIFT 3
#define PDMA0_CORE_ERR_CAUSE_DESC_OVF_MASK 0x8
#define PDMA0_CORE_ERR_CAUSE_LBW_RD_ERR_SHIFT 4
#define PDMA0_CORE_ERR_CAUSE_LBW_RD_ERR_MASK 0x10
#define PDMA0_CORE_ERR_CAUSE_LBW_WR_ERR_SHIFT 5
#define PDMA0_CORE_ERR_CAUSE_LBW_WR_ERR_MASK 0x20
#define PDMA0_CORE_ERR_CAUSE_TE_DESC_FIFO_OVFL_SHIFT 6
#define PDMA0_CORE_ERR_CAUSE_TE_DESC_FIFO_OVFL_MASK 0x40
#define PDMA0_CORE_ERR_CAUSE_LIN_DMA_COMMIT_CFG_ERR_SHIFT 7
#define PDMA0_CORE_ERR_CAUSE_LIN_DMA_COMMIT_CFG_ERR_MASK 0x80
/* PDMA0_CORE_ERRMSG_ADDR_LO */
#define PDMA0_CORE_ERRMSG_ADDR_LO_VAL_SHIFT 0
#define PDMA0_CORE_ERRMSG_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_ERRMSG_ADDR_HI */
#define PDMA0_CORE_ERRMSG_ADDR_HI_VAL_SHIFT 0
#define PDMA0_CORE_ERRMSG_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_ERRMSG_WDATA */
#define PDMA0_CORE_ERRMSG_WDATA_VAL_SHIFT 0
#define PDMA0_CORE_ERRMSG_WDATA_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS0 */
#define PDMA0_CORE_STS0_RD_REQ_CNT_SHIFT 0
#define PDMA0_CORE_STS0_RD_REQ_CNT_MASK 0x7FFF
#define PDMA0_CORE_STS0_WR_REQ_CNT_SHIFT 16
#define PDMA0_CORE_STS0_WR_REQ_CNT_MASK 0x7FFF0000
#define PDMA0_CORE_STS0_BUSY_SHIFT 31
#define PDMA0_CORE_STS0_BUSY_MASK 0x80000000
/* PDMA0_CORE_STS1 */
#define PDMA0_CORE_STS1_IS_HALT_SHIFT 0
#define PDMA0_CORE_STS1_IS_HALT_MASK 0x1
/* PDMA0_CORE_STS_RD_CTX_SEL */
#define PDMA0_CORE_STS_RD_CTX_SEL_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_CTX_SEL_VAL_MASK 0x7
#define PDMA0_CORE_STS_RD_CTX_SEL_STRIDE_SHIFT 8
#define PDMA0_CORE_STS_RD_CTX_SEL_STRIDE_MASK 0x100
/* PDMA0_CORE_STS_RD_CTX_SIZE */
#define PDMA0_CORE_STS_RD_CTX_SIZE_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_CTX_SIZE_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_RD_CTX_BASE_LO */
#define PDMA0_CORE_STS_RD_CTX_BASE_LO_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_CTX_BASE_LO_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_RD_CTX_BASE_HI */
#define PDMA0_CORE_STS_RD_CTX_BASE_HI_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_CTX_BASE_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_RD_CTX_ID */
#define PDMA0_CORE_STS_RD_CTX_ID_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_CTX_ID_VAL_MASK 0xFFFF
/* PDMA0_CORE_STS_RD_HB_AXI_ADDR_LO */
#define PDMA0_CORE_STS_RD_HB_AXI_ADDR_LO_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_HB_AXI_ADDR_LO_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_RD_HB_AXI_ADDR_HI */
#define PDMA0_CORE_STS_RD_HB_AXI_ADDR_HI_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_HB_AXI_ADDR_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_RD_LB_AXI_ADDR */
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_VAL_SHIFT 0
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_VAL_MASK 0x3FFFFFF
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_RDY_SHIFT 30
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_RDY_MASK 0x40000000
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_VLD_SHIFT 31
#define PDMA0_CORE_STS_RD_LB_AXI_ADDR_VLD_MASK 0x80000000
/* PDMA0_CORE_STS_WR_CTX_SEL */
#define PDMA0_CORE_STS_WR_CTX_SEL_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_CTX_SEL_VAL_MASK 0x7
#define PDMA0_CORE_STS_WR_CTX_SEL_STRIDE_SHIFT 8
#define PDMA0_CORE_STS_WR_CTX_SEL_STRIDE_MASK 0x100
/* PDMA0_CORE_STS_WR_CTX_SIZE */
#define PDMA0_CORE_STS_WR_CTX_SIZE_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_CTX_SIZE_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_WR_CTX_BASE_LO */
#define PDMA0_CORE_STS_WR_CTX_BASE_LO_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_CTX_BASE_LO_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_WR_CTX_BASE_HI */
#define PDMA0_CORE_STS_WR_CTX_BASE_HI_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_CTX_BASE_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_WR_CTX_ID */
#define PDMA0_CORE_STS_WR_CTX_ID_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_CTX_ID_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO */
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_VAL_MASK 0x3FFFF
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_RDY_SHIFT 30
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_RDY_MASK 0x40000000
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_VLD_SHIFT 31
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_LO_VLD_MASK 0x80000000
/* PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI */
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_VAL_MASK 0x3FFFF
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_RDY_SHIFT 30
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_RDY_MASK 0x40000000
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_VLD_SHIFT 31
#define PDMA0_CORE_STS_WR_HB_AXI_ADDR_HI_VLD_MASK 0x80000000
/* PDMA0_CORE_STS_WR_LB_AXI_ADDR */
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_VAL_SHIFT 0
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_VAL_MASK 0x3FFFFFF
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_RDY_SHIFT 30
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_RDY_MASK 0x40000000
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_VLD_SHIFT 31
#define PDMA0_CORE_STS_WR_LB_AXI_ADDR_VLD_MASK 0x80000000
/* PDMA0_CORE_PWRLP_CFG */
#define PDMA0_CORE_PWRLP_CFG_GLBL_EN_SHIFT 0
#define PDMA0_CORE_PWRLP_CFG_GLBL_EN_MASK 0x1
#define PDMA0_CORE_PWRLP_CFG_CLR_SHIFT 4
#define PDMA0_CORE_PWRLP_CFG_CLR_MASK 0x10
/* PDMA0_CORE_PWRLP_STS */
#define PDMA0_CORE_PWRLP_STS_RLVL_SHIFT 0
#define PDMA0_CORE_PWRLP_STS_RLVL_MASK 0x7F
#define PDMA0_CORE_PWRLP_STS_WLVL_SHIFT 8
#define PDMA0_CORE_PWRLP_STS_WLVL_MASK 0x7F00
#define PDMA0_CORE_PWRLP_STS_RCNT_SHIFT 16
#define PDMA0_CORE_PWRLP_STS_RCNT_MASK 0x7F0000
#define PDMA0_CORE_PWRLP_STS_WCNT_SHIFT 23
#define PDMA0_CORE_PWRLP_STS_WCNT_MASK 0x3F800000
#define PDMA0_CORE_PWRLP_STS_RFULL_SHIFT 30
#define PDMA0_CORE_PWRLP_STS_RFULL_MASK 0x40000000
#define PDMA0_CORE_PWRLP_STS_WFULL_SHIFT 31
#define PDMA0_CORE_PWRLP_STS_WFULL_MASK 0x80000000
/* PDMA0_CORE_DBG_DESC_CNT */
#define PDMA0_CORE_DBG_DESC_CNT_VAL_SHIFT 0
#define PDMA0_CORE_DBG_DESC_CNT_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_DBG_STS */
#define PDMA0_CORE_DBG_STS_RD_CTX_FULL_SHIFT 0
#define PDMA0_CORE_DBG_STS_RD_CTX_FULL_MASK 0x1
#define PDMA0_CORE_DBG_STS_WR_CTX_FULL_SHIFT 1
#define PDMA0_CORE_DBG_STS_WR_CTX_FULL_MASK 0x2
#define PDMA0_CORE_DBG_STS_WR_COMP_FULL_SHIFT 2
#define PDMA0_CORE_DBG_STS_WR_COMP_FULL_MASK 0x4
#define PDMA0_CORE_DBG_STS_RD_CTX_EMPTY_SHIFT 3
#define PDMA0_CORE_DBG_STS_RD_CTX_EMPTY_MASK 0x8
#define PDMA0_CORE_DBG_STS_WR_CTX_EMPTY_SHIFT 4
#define PDMA0_CORE_DBG_STS_WR_CTX_EMPTY_MASK 0x10
#define PDMA0_CORE_DBG_STS_WR_COMP_EMPTY_SHIFT 5
#define PDMA0_CORE_DBG_STS_WR_COMP_EMPTY_MASK 0x20
#define PDMA0_CORE_DBG_STS_TE_EMPTY_SHIFT 6
#define PDMA0_CORE_DBG_STS_TE_EMPTY_MASK 0x40
#define PDMA0_CORE_DBG_STS_TE_BUSY_SHIFT 7
#define PDMA0_CORE_DBG_STS_TE_BUSY_MASK 0x80
#define PDMA0_CORE_DBG_STS_GSKT_EMPTY_SHIFT 8
#define PDMA0_CORE_DBG_STS_GSKT_EMPTY_MASK 0x100
#define PDMA0_CORE_DBG_STS_GSKT_FULL_SHIFT 9
#define PDMA0_CORE_DBG_STS_GSKT_FULL_MASK 0x200
#define PDMA0_CORE_DBG_STS_RD_AGU_CS_SHIFT 10
#define PDMA0_CORE_DBG_STS_RD_AGU_CS_MASK 0x400
#define PDMA0_CORE_DBG_STS_WR_AGU_CS_SHIFT 11
#define PDMA0_CORE_DBG_STS_WR_AGU_CS_MASK 0x800
/* PDMA0_CORE_DBG_BUF_STS */
#define PDMA0_CORE_DBG_BUF_STS_HBW_FULLNESS_SHIFT 0
#define PDMA0_CORE_DBG_BUF_STS_HBW_FULLNESS_MASK 0xFFF
#define PDMA0_CORE_DBG_BUF_STS_LBW_FULLNESS_SHIFT 16
#define PDMA0_CORE_DBG_BUF_STS_LBW_FULLNESS_MASK 0xFFF0000
/* PDMA0_CORE_DBG_RD_DESC_ID */
#define PDMA0_CORE_DBG_RD_DESC_ID_VAL_SHIFT 0
#define PDMA0_CORE_DBG_RD_DESC_ID_VAL_MASK 0xFFFF
/* PDMA0_CORE_DBG_WR_DESC_ID */
#define PDMA0_CORE_DBG_WR_DESC_ID_VAL_SHIFT 0
#define PDMA0_CORE_DBG_WR_DESC_ID_VAL_MASK 0xFFFF
/* PDMA0_CORE_APB_DMA_LBW_BASE */
#define PDMA0_CORE_APB_DMA_LBW_BASE_VAL_SHIFT 0
#define PDMA0_CORE_APB_DMA_LBW_BASE_VAL_MASK 0xFFFF
/* PDMA0_CORE_APB_MSTR_IF_LBW_BASE */
#define PDMA0_CORE_APB_MSTR_IF_LBW_BASE_VAL_SHIFT 0
#define PDMA0_CORE_APB_MSTR_IF_LBW_BASE_VAL_MASK 0xFFFF
/* PDMA0_CORE_E2E_CRED_ASYNC_CFG */
#define PDMA0_CORE_E2E_CRED_ASYNC_CFG_Y_X_FORCE_SHIFT 0
#define PDMA0_CORE_E2E_CRED_ASYNC_CFG_Y_X_FORCE_MASK 0x1FF
#define PDMA0_CORE_E2E_CRED_ASYNC_CFG_FORCE_EN_SHIFT 9
#define PDMA0_CORE_E2E_CRED_ASYNC_CFG_FORCE_EN_MASK 0x200
/* PDMA0_CORE_DBG_APB_ENABLER */
#define PDMA0_CORE_DBG_APB_ENABLER_DIS_SHIFT 0
#define PDMA0_CORE_DBG_APB_ENABLER_DIS_MASK 0x1
/* PDMA0_CORE_L2H_CMPR_LO */
#define PDMA0_CORE_L2H_CMPR_LO_VAL_SHIFT 20
#define PDMA0_CORE_L2H_CMPR_LO_VAL_MASK 0xFFF00000
/* PDMA0_CORE_L2H_CMPR_HI */
#define PDMA0_CORE_L2H_CMPR_HI_VAL_SHIFT 0
#define PDMA0_CORE_L2H_CMPR_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_L2H_MASK_LO */
#define PDMA0_CORE_L2H_MASK_LO_VAL_SHIFT 20
#define PDMA0_CORE_L2H_MASK_LO_VAL_MASK 0xFFF00000
/* PDMA0_CORE_L2H_MASK_HI */
#define PDMA0_CORE_L2H_MASK_HI_VAL_SHIFT 0
#define PDMA0_CORE_L2H_MASK_HI_VAL_MASK 0xFFFFFFFF
/* PDMA0_CORE_IDLE_IND_MASK */
#define PDMA0_CORE_IDLE_IND_MASK_DESC_SHIFT 0
#define PDMA0_CORE_IDLE_IND_MASK_DESC_MASK 0x1
#define PDMA0_CORE_IDLE_IND_MASK_COMP_SHIFT 1
#define PDMA0_CORE_IDLE_IND_MASK_COMP_MASK 0x2
#define PDMA0_CORE_IDLE_IND_MASK_INSTAGE_SHIFT 2
#define PDMA0_CORE_IDLE_IND_MASK_INSTAGE_MASK 0x4
#define PDMA0_CORE_IDLE_IND_MASK_CORE_SHIFT 3
#define PDMA0_CORE_IDLE_IND_MASK_CORE_MASK 0x8
#define PDMA0_CORE_IDLE_IND_MASK_DESC_CNT_STS_SHIFT 8
#define PDMA0_CORE_IDLE_IND_MASK_DESC_CNT_STS_MASK 0x1F00
#define PDMA0_CORE_IDLE_IND_MASK_COMP_CNT_STS_SHIFT 16
#define PDMA0_CORE_IDLE_IND_MASK_COMP_CNT_STS_MASK 0x1F0000
#define PDMA0_CORE_IDLE_IND_MASK_INSTAGE_EMPTY_SHIFT 24
#define PDMA0_CORE_IDLE_IND_MASK_INSTAGE_EMPTY_MASK 0x1000000
#define PDMA0_CORE_IDLE_IND_MASK_CORE_IDLE_STS_SHIFT 25
#define PDMA0_CORE_IDLE_IND_MASK_CORE_IDLE_STS_MASK 0x2000000
/* PDMA0_CORE_APB_ENABLER */
#define PDMA0_CORE_APB_ENABLER_DIS_SHIFT 0
#define PDMA0_CORE_APB_ENABLER_DIS_MASK 0x1
#endif /* ASIC_REG_PDMA0_CORE_MASKS_H_ */
|
