summaryrefslogtreecommitdiff
path: root/include/dt-bindings/interconnect/qcom,sm8150.h
blob: ef292791f52ec659f43506d2292b529d371926e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm SM8150 interconnect IDs
 *
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8150_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_SM8150_H

#define MASTER_A1NOC_CFG		0
#define MASTER_QUP_0			1
#define MASTER_EMAC			2
#define MASTER_UFS_MEM			3
#define MASTER_USB3			4
#define MASTER_USB3_1			5
#define A1NOC_SNOC_SLV			6
#define SLAVE_SERVICE_A1NOC		7

#define MASTER_A2NOC_CFG		0
#define MASTER_QDSS_BAM			1
#define MASTER_QSPI			2
#define MASTER_QUP_1			3
#define MASTER_QUP_2			4
#define MASTER_SENSORS_AHB		5
#define MASTER_TSIF			6
#define MASTER_CNOC_A2NOC		7
#define MASTER_CRYPTO_CORE_0		8
#define MASTER_IPA			9
#define MASTER_PCIE			10
#define MASTER_PCIE_1			11
#define MASTER_QDSS_ETR			12
#define MASTER_SDCC_2			13
#define MASTER_SDCC_4			14
#define A2NOC_SNOC_SLV			15
#define SLAVE_ANOC_PCIE_GEM_NOC		16
#define SLAVE_SERVICE_A2NOC		17

#define MASTER_CAMNOC_HF0_UNCOMP	0
#define MASTER_CAMNOC_HF1_UNCOMP	1
#define MASTER_CAMNOC_SF_UNCOMP		2
#define SLAVE_CAMNOC_UNCOMP		3

#define MASTER_NPU			0
#define SLAVE_CDSP_MEM_NOC		1

#define MASTER_SPDM			0
#define SNOC_CNOC_MAS			1
#define MASTER_QDSS_DAP			2
#define SLAVE_A1NOC_CFG			3
#define SLAVE_A2NOC_CFG			4
#define SLAVE_AHB2PHY_SOUTH		5
#define SLAVE_AOP			6
#define SLAVE_AOSS			7
#define SLAVE_CAMERA_CFG		8
#define SLAVE_CLK_CTL			9
#define SLAVE_CDSP_CFG			10
#define SLAVE_RBCPR_CX_CFG		11
#define SLAVE_RBCPR_MMCX_CFG		12
#define SLAVE_RBCPR_MX_CFG		13
#define SLAVE_CRYPTO_0_CFG		14
#define SLAVE_CNOC_DDRSS		15
#define SLAVE_DISPLAY_CFG		16
#define SLAVE_EMAC_CFG			17
#define SLAVE_GLM			18
#define SLAVE_GRAPHICS_3D_CFG		19
#define SLAVE_IMEM_CFG			20
#define SLAVE_IPA_CFG			21
#define SLAVE_CNOC_MNOC_CFG		22
#define SLAVE_NPU_CFG			23
#define SLAVE_PCIE_0_CFG		24
#define SLAVE_PCIE_1_CFG		25
#define SLAVE_NORTH_PHY_CFG		26
#define SLAVE_PIMEM_CFG			27
#define SLAVE_PRNG			28
#define SLAVE_QDSS_CFG			29
#define SLAVE_QSPI			30
#define SLAVE_QUP_2			31
#define SLAVE_QUP_1			32
#define SLAVE_QUP_0			33
#define SLAVE_SDCC_2			34
#define SLAVE_SDCC_4			35
#define SLAVE_SNOC_CFG			36
#define SLAVE_SPDM_WRAPPER		37
#define SLAVE_SPSS_CFG			38
#define SLAVE_SSC_CFG			39
#define SLAVE_TCSR			40
#define SLAVE_TLMM_EAST			41
#define SLAVE_TLMM_NORTH		42
#define SLAVE_TLMM_SOUTH		43
#define SLAVE_TLMM_WEST			44
#define SLAVE_TSIF			45
#define SLAVE_UFS_CARD_CFG		46
#define SLAVE_UFS_MEM_CFG		47
#define SLAVE_USB3			48
#define SLAVE_USB3_1			49
#define SLAVE_VENUS_CFG			50
#define SLAVE_VSENSE_CTRL_CFG		51
#define SLAVE_CNOC_A2NOC		52
#define SLAVE_SERVICE_CNOC		53

#define MASTER_CNOC_DC_NOC		0
#define SLAVE_LLCC_CFG			1
#define SLAVE_GEM_NOC_CFG		2

#define MASTER_AMPSS_M0			0
#define MASTER_GPU_TCU			1
#define MASTER_SYS_TCU			2
#define MASTER_GEM_NOC_CFG		3
#define MASTER_COMPUTE_NOC		4
#define MASTER_GRAPHICS_3D		5
#define MASTER_MNOC_HF_MEM_NOC		6
#define MASTER_MNOC_SF_MEM_NOC		7
#define MASTER_GEM_NOC_PCIE_SNOC	8
#define MASTER_SNOC_GC_MEM_NOC		9
#define MASTER_SNOC_SF_MEM_NOC		10
#define MASTER_ECC			11
#define SLAVE_MSS_PROC_MS_MPU_CFG	12
#define SLAVE_ECC			13
#define SLAVE_GEM_NOC_SNOC		14
#define SLAVE_LLCC			15
#define SLAVE_SERVICE_GEM_NOC		16

#define MASTER_LLCC			0
#define SLAVE_EBI_CH0			1

#define MASTER_CNOC_MNOC_CFG		0
#define MASTER_CAMNOC_HF0		1
#define MASTER_CAMNOC_HF1		2
#define MASTER_CAMNOC_SF		3
#define MASTER_MDP_PORT0		4
#define MASTER_MDP_PORT1		5
#define MASTER_ROTATOR			6
#define MASTER_VIDEO_P0			7
#define MASTER_VIDEO_P1			8
#define MASTER_VIDEO_PROC		9
#define SLAVE_MNOC_SF_MEM_NOC		10
#define SLAVE_MNOC_HF_MEM_NOC		11
#define SLAVE_SERVICE_MNOC		12

#define MASTER_SNOC_CFG			0
#define A1NOC_SNOC_MAS			1
#define A2NOC_SNOC_MAS			2
#define MASTER_GEM_NOC_SNOC		3
#define MASTER_PIMEM			4
#define MASTER_GIC			5
#define SLAVE_APPSS			6
#define SNOC_CNOC_SLV			7
#define SLAVE_SNOC_GEM_NOC_GC		8
#define SLAVE_SNOC_GEM_NOC_SF		9
#define SLAVE_OCIMEM			10
#define SLAVE_PIMEM			11
#define SLAVE_SERVICE_SNOC		12
#define SLAVE_PCIE_0			13
#define SLAVE_PCIE_1			14
#define SLAVE_QDSS_STM			15
#define SLAVE_TCU			16

#endif