summaryrefslogtreecommitdiff
path: root/sound/soc/codecs/tscs42xx.h
blob: 6b3a210816356b48a2baa432ca57d3e7db63d9d9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
// SPDX-License-Identifier: GPL-2.0
// tscs42xx.h -- TSCS42xx ALSA SoC Audio driver
// Copyright 2017 Tempo Semiconductor, Inc.
// Author: Steven Eckhoff <steven.eckhoff.opensource@gmail.com>

#ifndef __WOOKIE_H__
#define __WOOKIE_H__

enum {
	TSCS42XX_PLL_SRC_XTAL,
	TSCS42XX_PLL_SRC_MCLK1,
	TSCS42XX_PLL_SRC_MCLK2,
	TSCS42XX_PLL_SRC_CNT,
};

#define R_HPVOLL        0x0
#define R_HPVOLR        0x1
#define R_SPKVOLL       0x2
#define R_SPKVOLR       0x3
#define R_DACVOLL       0x4
#define R_DACVOLR       0x5
#define R_ADCVOLL       0x6
#define R_ADCVOLR       0x7
#define R_INVOLL        0x8
#define R_INVOLR        0x9
#define R_INMODE        0x0B
#define R_INSELL        0x0C
#define R_INSELR        0x0D
#define R_AIC1          0x13
#define R_AIC2          0x14
#define R_CNVRTR0       0x16
#define R_ADCSR         0x17
#define R_CNVRTR1       0x18
#define R_DACSR         0x19
#define R_PWRM1         0x1A
#define R_PWRM2         0x1B
#define R_CTL		0x1C
#define R_CONFIG0       0x1F
#define R_CONFIG1       0x20
#define R_DMICCTL       0x24
#define R_CLECTL        0x25
#define R_MUGAIN        0x26
#define R_COMPTH        0x27
#define R_CMPRAT        0x28
#define R_CATKTCL       0x29
#define R_CATKTCH       0x2A
#define R_CRELTCL       0x2B
#define R_CRELTCH       0x2C
#define R_LIMTH         0x2D
#define R_LIMTGT        0x2E
#define R_LATKTCL       0x2F
#define R_LATKTCH       0x30
#define R_LRELTCL       0x31
#define R_LRELTCH       0x32
#define R_EXPTH         0x33
#define R_EXPRAT        0x34
#define R_XATKTCL       0x35
#define R_XATKTCH       0x36
#define R_XRELTCL       0x37
#define R_XRELTCH       0x38
#define R_FXCTL         0x39
#define R_DACCRWRL      0x3A
#define R_DACCRWRM      0x3B
#define R_DACCRWRH      0x3C
#define R_DACCRRDL      0x3D
#define R_DACCRRDM      0x3E
#define R_DACCRRDH      0x3F
#define R_DACCRADDR     0x40
#define R_DCOFSEL       0x41
#define R_PLLCTL9       0x4E
#define R_PLLCTLA       0x4F
#define R_PLLCTLB       0x50
#define R_PLLCTLC       0x51
#define R_PLLCTLD       0x52
#define R_PLLCTLE       0x53
#define R_PLLCTLF       0x54
#define R_PLLCTL10      0x55
#define R_PLLCTL11      0x56
#define R_PLLCTL12      0x57
#define R_PLLCTL1B      0x60
#define R_PLLCTL1C      0x61
#define R_TIMEBASE      0x77
#define R_DEVIDL        0x7D
#define R_DEVIDH        0x7E
#define R_RESET         0x80
#define R_DACCRSTAT     0x8A
#define R_PLLCTL0       0x8E
#define R_PLLREFSEL     0x8F
#define R_DACMBCEN      0xC7
#define R_DACMBCCTL     0xC8
#define R_DACMBCMUG1    0xC9
#define R_DACMBCTHR1    0xCA
#define R_DACMBCRAT1    0xCB
#define R_DACMBCATK1L   0xCC
#define R_DACMBCATK1H   0xCD
#define R_DACMBCREL1L   0xCE
#define R_DACMBCREL1H   0xCF
#define R_DACMBCMUG2    0xD0
#define R_DACMBCTHR2    0xD1
#define R_DACMBCRAT2    0xD2
#define R_DACMBCATK2L   0xD3
#define R_DACMBCATK2H   0xD4
#define R_DACMBCREL2L   0xD5
#define R_DACMBCREL2H   0xD6
#define R_DACMBCMUG3    0xD7
#define R_DACMBCTHR3    0xD8
#define R_DACMBCRAT3    0xD9
#define R_DACMBCATK3L   0xDA
#define R_DACMBCATK3H   0xDB
#define R_DACMBCREL3L   0xDC
#define R_DACMBCREL3H   0xDD

/* Helpers */
#define RM(m, b) ((m)<<(b))
#define RV(v, b) ((v)<<(b))

/****************************
 *      R_HPVOLL (0x0)      *
 ****************************/

/* Field Offsets */
#define FB_HPVOLL                            0

/* Field Masks */
#define FM_HPVOLL                            0X7F

/* Field Values */
#define FV_HPVOLL_P6DB                       0x7F
#define FV_HPVOLL_N88PT5DB                   0x1
#define FV_HPVOLL_MUTE                       0x0

/* Register Masks */
#define RM_HPVOLL                            RM(FM_HPVOLL, FB_HPVOLL)

/* Register Values */
#define RV_HPVOLL_P6DB                       RV(FV_HPVOLL_P6DB, FB_HPVOLL)
#define RV_HPVOLL_N88PT5DB                   RV(FV_HPVOLL_N88PT5DB, FB_HPVOLL)
#define RV_HPVOLL_MUTE                       RV(FV_HPVOLL_MUTE, FB_HPVOLL)

/****************************
 *      R_HPVOLR (0x1)      *
 ****************************/

/* Field Offsets */
#define FB_HPVOLR                            0

/* Field Masks */
#define FM_HPVOLR                            0X7F

/* Field Values */
#define FV_HPVOLR_P6DB                       0x7F
#define FV_HPVOLR_N88PT5DB                   0x1
#define FV_HPVOLR_MUTE                       0x0

/* Register Masks */
#define RM_HPVOLR                            RM(FM_HPVOLR, FB_HPVOLR)

/* Register Values */
#define RV_HPVOLR_P6DB                       RV(FV_HPVOLR_P6DB, FB_HPVOLR)
#define RV_HPVOLR_N88PT5DB                   RV(FV_HPVOLR_N88PT5DB, FB_HPVOLR)
#define RV_HPVOLR_MUTE                       RV(FV_HPVOLR_MUTE, FB_HPVOLR)

/*****************************
 *      R_SPKVOLL (0x2)      *
 *****************************/

/* Field Offsets */
#define FB_SPKVOLL                           0

/* Field Masks */
#define FM_SPKVOLL                           0X7F

/* Field Values */
#define FV_SPKVOLL_P12DB                     0x7F
#define FV_SPKVOLL_N77PT25DB                 0x8
#define FV_SPKVOLL_MUTE                      0x0

/* Register Masks */
#define RM_SPKVOLL                           RM(FM_SPKVOLL, FB_SPKVOLL)

/* Register Values */
#define RV_SPKVOLL_P12DB                     RV(FV_SPKVOLL_P12DB, FB_SPKVOLL)
#define RV_SPKVOLL_N77PT25DB \
	 RV(FV_SPKVOLL_N77PT25DB, FB_SPKVOLL)

#define RV_SPKVOLL_MUTE                      RV(FV_SPKVOLL_MUTE, FB_SPKVOLL)

/*****************************
 *      R_SPKVOLR (0x3)      *
 *****************************/

/* Field Offsets */
#define FB_SPKVOLR                           0

/* Field Masks */
#define FM_SPKVOLR                           0X7F

/* Field Values */
#define FV_SPKVOLR_P12DB                     0x7F
#define FV_SPKVOLR_N77PT25DB                 0x8
#define FV_SPKVOLR_MUTE                      0x0

/* Register Masks */
#define RM_SPKVOLR                           RM(FM_SPKVOLR, FB_SPKVOLR)

/* Register Values */
#define RV_SPKVOLR_P12DB                     RV(FV_SPKVOLR_P12DB, FB_SPKVOLR)
#define RV_SPKVOLR_N77PT25DB \
	 RV(FV_SPKVOLR_N77PT25DB, FB_SPKVOLR)

#define RV_SPKVOLR_MUTE                      RV(FV_SPKVOLR_MUTE, FB_SPKVOLR)

/*****************************
 *      R_DACVOLL (0x4)      *
 *****************************/

/* Field Offsets */
#define FB_DACVOLL                           0

/* Field Masks */
#define FM_DACVOLL                           0XFF

/* Field Values */
#define FV_DACVOLL_0DB                       0xFF
#define FV_DACVOLL_N95PT625DB                0x1
#define FV_DACVOLL_MUTE                      0x0

/* Register Masks */
#define RM_DACVOLL                           RM(FM_DACVOLL, FB_DACVOLL)

/* Register Values */
#define RV_DACVOLL_0DB                       RV(FV_DACVOLL_0DB, FB_DACVOLL)
#define RV_DACVOLL_N95PT625DB \
	 RV(FV_DACVOLL_N95PT625DB, FB_DACVOLL)

#define RV_DACVOLL_MUTE                      RV(FV_DACVOLL_MUTE, FB_DACVOLL)

/*****************************
 *      R_DACVOLR (0x5)      *
 *****************************/

/* Field Offsets */
#define FB_DACVOLR                           0

/* Field Masks */
#define FM_DACVOLR                           0XFF

/* Field Values */
#define FV_DACVOLR_0DB                       0xFF
#define FV_DACVOLR_N95PT625DB                0x1
#define FV_DACVOLR_MUTE                      0x0

/* Register Masks */
#define RM_DACVOLR                           RM(FM_DACVOLR, FB_DACVOLR)

/* Register Values */
#define RV_DACVOLR_0DB                       RV(FV_DACVOLR_0DB, FB_DACVOLR)
#define RV_DACVOLR_N95PT625DB \
	 RV(FV_DACVOLR_N95PT625DB, FB_DACVOLR)

#define RV_DACVOLR_MUTE                      RV(FV_DACVOLR_MUTE, FB_DACVOLR)

/*****************************
 *      R_ADCVOLL (0x6)      *
 *****************************/

/* Field Offsets */
#define FB_ADCVOLL                           0

/* Field Masks */
#define FM_ADCVOLL                           0XFF

/* Field Values */
#define FV_ADCVOLL_P24DB                     0xFF
#define FV_ADCVOLL_N71PT25DB                 0x1
#define FV_ADCVOLL_MUTE                      0x0

/* Register Masks */
#define RM_ADCVOLL                           RM(FM_ADCVOLL, FB_ADCVOLL)

/* Register Values */
#define RV_ADCVOLL_P24DB                     RV(FV_ADCVOLL_P24DB, FB_ADCVOLL)
#define RV_ADCVOLL_N71PT25DB \
	 RV(FV_ADCVOLL_N71PT25DB, FB_ADCVOLL)

#define RV_ADCVOLL_MUTE                      RV(FV_ADCVOLL_MUTE, FB_ADCVOLL)

/*****************************
 *      R_ADCVOLR (0x7)      *
 *****************************/

/* Field Offsets */
#define FB_ADCVOLR                           0

/* Field Masks */
#define FM_ADCVOLR                           0XFF

/* Field Values */
#define FV_ADCVOLR_P24DB                     0xFF
#define FV_ADCVOLR_N71PT25DB                 0x1
#define FV_ADCVOLR_MUTE                      0x0

/* Register Masks */
#define RM_ADCVOLR                           RM(FM_ADCVOLR, FB_ADCVOLR)

/* Register Values */
#define RV_ADCVOLR_P24DB                     RV(FV_ADCVOLR_P24DB, FB_ADCVOLR)
#define RV_ADCVOLR_N71PT25DB \
	 RV(FV_ADCVOLR_N71PT25DB, FB_ADCVOLR)

#define RV_ADCVOLR_MUTE                      RV(FV_ADCVOLR_MUTE, FB_ADCVOLR)

/****************************
 *      R_INVOLL (0x8)      *
 ****************************/

/* Field Offsets */
#define FB_INVOLL_INMUTEL                    7
#define FB_INVOLL_IZCL                       6
#define FB_INVOLL                            0

/* Field Masks */
#define FM_INVOLL_INMUTEL                    0X1
#define FM_INVOLL_IZCL                       0X1
#define FM_INVOLL                            0X3F

/* Field Values */
#define FV_INVOLL_INMUTEL_ENABLE             0x1
#define FV_INVOLL_INMUTEL_DISABLE            0x0
#define FV_INVOLL_IZCL_ENABLE                0x1
#define FV_INVOLL_IZCL_DISABLE               0x0
#define FV_INVOLL_P30DB                      0x3F
#define FV_INVOLL_N17PT25DB                  0x0

/* Register Masks */
#define RM_INVOLL_INMUTEL \
	 RM(FM_INVOLL_INMUTEL, FB_INVOLL_INMUTEL)

#define RM_INVOLL_IZCL                       RM(FM_INVOLL_IZCL, FB_INVOLL_IZCL)
#define RM_INVOLL                            RM(FM_INVOLL, FB_INVOLL)

/* Register Values */
#define RV_INVOLL_INMUTEL_ENABLE \
	 RV(FV_INVOLL_INMUTEL_ENABLE, FB_INVOLL_INMUTEL)

#define RV_INVOLL_INMUTEL_DISABLE \
	 RV(FV_INVOLL_INMUTEL_DISABLE, FB_INVOLL_INMUTEL)

#define RV_INVOLL_IZCL_ENABLE \
	 RV(FV_INVOLL_IZCL_ENABLE, FB_INVOLL_IZCL)

#define RV_INVOLL_IZCL_DISABLE \
	 RV(FV_INVOLL_IZCL_DISABLE, FB_INVOLL_IZCL)

#define RV_INVOLL_P30DB                      RV(FV_INVOLL_P30DB, FB_INVOLL)
#define RV_INVOLL_N17PT25DB                  RV(FV_INVOLL_N17PT25DB, FB_INVOLL)

/****************************
 *      R_INVOLR (0x9)      *
 ****************************/

/* Field Offsets */
#define FB_INVOLR_INMUTER                    7
#define FB_INVOLR_IZCR                       6
#define FB_INVOLR                            0

/* Field Masks */
#define FM_INVOLR_INMUTER                    0X1
#define FM_INVOLR_IZCR                       0X1
#define FM_INVOLR                            0X3F

/* Field Values */
#define FV_INVOLR_INMUTER_ENABLE             0x1
#define FV_INVOLR_INMUTER_DISABLE            0x0
#define FV_INVOLR_IZCR_ENABLE                0x1
#define FV_INVOLR_IZCR_DISABLE               0x0
#define FV_INVOLR_P30DB                      0x3F
#define FV_INVOLR_N17PT25DB                  0x0

/* Register Masks */
#define RM_INVOLR_INMUTER \
	 RM(FM_INVOLR_INMUTER, FB_INVOLR_INMUTER)

#define RM_INVOLR_IZCR                       RM(FM_INVOLR_IZCR, FB_INVOLR_IZCR)
#define RM_INVOLR                            RM(FM_INVOLR, FB_INVOLR)

/* Register Values */
#define RV_INVOLR_INMUTER_ENABLE \
	 RV(FV_INVOLR_INMUTER_ENABLE, FB_INVOLR_INMUTER)

#define RV_INVOLR_INMUTER_DISABLE \
	 RV(FV_INVOLR_INMUTER_DISABLE, FB_INVOLR_INMUTER)

#define RV_INVOLR_IZCR_ENABLE \
	 RV(FV_INVOLR_IZCR_ENABLE, FB_INVOLR_IZCR)

#define RV_INVOLR_IZCR_DISABLE \
	 RV(FV_INVOLR_IZCR_DISABLE, FB_INVOLR_IZCR)

#define RV_INVOLR_P30DB                      RV(FV_INVOLR_P30DB, FB_INVOLR)
#define RV_INVOLR_N17PT25DB                  RV(FV_INVOLR_N17PT25DB, FB_INVOLR)

/*****************************
 *      R_INMODE (0x0B)      *
 *****************************/

/* Field Offsets */
#define FB_INMODE_DS                         0

/* Field Masks */
#define FM_INMODE_DS                         0X1

/* Field Values */
#define FV_INMODE_DS_LRIN1                   0x0
#define FV_INMODE_DS_LRIN2                   0x1

/* Register Masks */
#define RM_INMODE_DS                         RM(FM_INMODE_DS, FB_INMODE_DS)

/* Register Values */
#define RV_INMODE_DS_LRIN1 \
	 RV(FV_INMODE_DS_LRIN1, FB_INMODE_DS)

#define RV_INMODE_DS_LRIN2 \
	 RV(FV_INMODE_DS_LRIN2, FB_INMODE_DS)


/*****************************
 *      R_INSELL (0x0C)      *
 *****************************/

/* Field Offsets */
#define FB_INSELL                            6
#define FB_INSELL_MICBSTL                    4

/* Field Masks */
#define FM_INSELL                            0X3
#define FM_INSELL_MICBSTL                    0X3

/* Field Values */
#define FV_INSELL_IN1                        0x0
#define FV_INSELL_IN2                        0x1
#define FV_INSELL_IN3                        0x2
#define FV_INSELL_D2S                        0x3
#define FV_INSELL_MICBSTL_OFF                0x0
#define FV_INSELL_MICBSTL_10DB               0x1
#define FV_INSELL_MICBSTL_20DB               0x2
#define FV_INSELL_MICBSTL_30DB               0x3

/* Register Masks */
#define RM_INSELL                            RM(FM_INSELL, FB_INSELL)
#define RM_INSELL_MICBSTL \
	 RM(FM_INSELL_MICBSTL, FB_INSELL_MICBSTL)


/* Register Values */
#define RV_INSELL_IN1                        RV(FV_INSELL_IN1, FB_INSELL)
#define RV_INSELL_IN2                        RV(FV_INSELL_IN2, FB_INSELL)
#define RV_INSELL_IN3                        RV(FV_INSELL_IN3, FB_INSELL)
#define RV_INSELL_D2S                        RV(FV_INSELL_D2S, FB_INSELL)
#define RV_INSELL_MICBSTL_OFF \
	 RV(FV_INSELL_MICBSTL_OFF, FB_INSELL_MICBSTL)

#define RV_INSELL_MICBSTL_10DB \
	 RV(FV_INSELL_MICBSTL_10DB, FB_INSELL_MICBSTL)

#define RV_INSELL_MICBSTL_20DB \
	 RV(FV_INSELL_MICBSTL_20DB, FB_INSELL_MICBSTL)

#define RV_INSELL_MICBSTL_30DB \
	 RV(FV_INSELL_MICBSTL_30DB, FB_INSELL_MICBSTL)


/*****************************
 *      R_INSELR (0x0D)      *
 *****************************/

/* Field Offsets */
#define FB_INSELR                            6
#define FB_INSELR_MICBSTR                    4

/* Field Masks */
#define FM_INSELR                            0X3
#define FM_INSELR_MICBSTR                    0X3

/* Field Values */
#define FV_INSELR_IN1                        0x0
#define FV_INSELR_IN2                        0x1
#define FV_INSELR_IN3                        0x2
#define FV_INSELR_D2S                        0x3
#define FV_INSELR_MICBSTR_OFF                0x0
#define FV_INSELR_MICBSTR_10DB               0x1
#define FV_INSELR_MICBSTR_20DB               0x2
#define FV_INSELR_MICBSTR_30DB               0x3

/* Register Masks */
#define RM_INSELR                            RM(FM_INSELR, FB_INSELR)
#define RM_INSELR_MICBSTR \
	 RM(FM_INSELR_MICBSTR, FB_INSELR_MICBSTR)


/* Register Values */
#define RV_INSELR_IN1                        RV(FV_INSELR_IN1, FB_INSELR)
#define RV_INSELR_IN2                        RV(FV_INSELR_IN2, FB_INSELR)
#define RV_INSELR_IN3                        RV(FV_INSELR_IN3, FB_INSELR)
#define RV_INSELR_D2S                        RV(FV_INSELR_D2S, FB_INSELR)
#define RV_INSELR_MICBSTR_OFF \
	 RV(FV_INSELR_MICBSTR_OFF, FB_INSELR_MICBSTR)

#define RV_INSELR_MICBSTR_10DB \
	 RV(FV_INSELR_MICBSTR_10DB, FB_INSELR_MICBSTR)

#define RV_INSELR_MICBSTR_20DB \
	 RV(FV_INSELR_MICBSTR_20DB, FB_INSELR_MICBSTR)

#define RV_INSELR_MICBSTR_30DB \
	 RV(FV_INSELR_MICBSTR_30DB, FB_INSELR_MICBSTR)


/***************************
 *      R_AIC1 (0x13)      *
 ***************************/

/* Field Offsets */
#define FB_AIC1_BCLKINV                      6
#define FB_AIC1_MS                           5
#define FB_AIC1_LRP                          4
#define FB_AIC1_WL                           2
#define FB_AIC1_FORMAT                       0

/* Field Masks */
#define FM_AIC1_BCLKINV                      0X1
#define FM_AIC1_MS                           0X1
#define FM_AIC1_LRP                          0X1
#define FM_AIC1_WL                           0X3
#define FM_AIC1_FORMAT                       0X3

/* Field Values */
#define FV_AIC1_BCLKINV_ENABLE               0x1
#define FV_AIC1_BCLKINV_DISABLE              0x0
#define FV_AIC1_MS_MASTER                    0x1
#define FV_AIC1_MS_SLAVE                     0x0
#define FV_AIC1_LRP_INVERT                   0x1
#define FV_AIC1_LRP_NORMAL                   0x0
#define FV_AIC1_WL_16                        0x0
#define FV_AIC1_WL_20                        0x1
#define FV_AIC1_WL_24                        0x2
#define FV_AIC1_WL_32                        0x3
#define FV_AIC1_FORMAT_RIGHT                 0x0
#define FV_AIC1_FORMAT_LEFT                  0x1
#define FV_AIC1_FORMAT_I2S                   0x2

/* Register Masks */
#define RM_AIC1_BCLKINV \
	 RM(FM_AIC1_BCLKINV, FB_AIC1_BCLKINV)

#define RM_AIC1_MS                           RM(FM_AIC1_MS, FB_AIC1_MS)
#define RM_AIC1_LRP                          RM(FM_AIC1_LRP, FB_AIC1_LRP)
#define RM_AIC1_WL                           RM(FM_AIC1_WL, FB_AIC1_WL)
#define RM_AIC1_FORMAT                       RM(FM_AIC1_FORMAT, FB_AIC1_FORMAT)

/* Register Values */
#define RV_AIC1_BCLKINV_ENABLE \
	 RV(FV_AIC1_BCLKINV_ENABLE, FB_AIC1_BCLKINV)

#define RV_AIC1_BCLKINV_DISABLE \
	 RV(FV_AIC1_BCLKINV_DISABLE, FB_AIC1_BCLKINV)

#define RV_AIC1_MS_MASTER                    RV(FV_AIC1_MS_MASTER, FB_AIC1_MS)
#define RV_AIC1_MS_SLAVE                     RV(FV_AIC1_MS_SLAVE, FB_AIC1_MS)
#define RV_AIC1_LRP_INVERT \
	 RV(FV_AIC1_LRP_INVERT, FB_AIC1_LRP)

#define RV_AIC1_LRP_NORMAL \
	 RV(FV_AIC1_LRP_NORMAL, FB_AIC1_LRP)

#define RV_AIC1_WL_16                        RV(FV_AIC1_WL_16, FB_AIC1_WL)
#define RV_AIC1_WL_20                        RV(FV_AIC1_WL_20, FB_AIC1_WL)
#define RV_AIC1_WL_24                        RV(FV_AIC1_WL_24, FB_AIC1_WL)
#define RV_AIC1_WL_32                        RV(FV_AIC1_WL_32, FB_AIC1_WL)
#define RV_AIC1_FORMAT_RIGHT \
	 RV(FV_AIC1_FORMAT_RIGHT, FB_AIC1_FORMAT)

#define RV_AIC1_FORMAT_LEFT \
	 RV(FV_AIC1_FORMAT_LEFT, FB_AIC1_FORMAT)

#define RV_AIC1_FORMAT_I2S \
	 RV(FV_AIC1_FORMAT_I2S, FB_AIC1_FORMAT)


/***************************
 *      R_AIC2 (0x14)      *
 ***************************/

/* Field Offsets */
#define FB_AIC2_DACDSEL                      6
#define FB_AIC2_ADCDSEL                      4
#define FB_AIC2_TRI                          3
#define FB_AIC2_BLRCM                        0

/* Field Masks */
#define FM_AIC2_DACDSEL                      0X3
#define FM_AIC2_ADCDSEL                      0X3
#define FM_AIC2_TRI                          0X1
#define FM_AIC2_BLRCM                        0X7

/* Field Values */
#define FV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED  0x3

/* Register Masks */
#define RM_AIC2_DACDSEL \
	 RM(FM_AIC2_DACDSEL, FB_AIC2_DACDSEL)

#define RM_AIC2_ADCDSEL \
	 RM(FM_AIC2_ADCDSEL, FB_AIC2_ADCDSEL)

#define RM_AIC2_TRI                          RM(FM_AIC2_TRI, FB_AIC2_TRI)
#define RM_AIC2_BLRCM                        RM(FM_AIC2_BLRCM, FB_AIC2_BLRCM)

/* Register Values */
#define RV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED \
	 RV(FV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED, FB_AIC2_BLRCM)


/******************************
 *      R_CNVRTR0 (0x16)      *
 ******************************/

/* Field Offsets */
#define FB_CNVRTR0_ADCPOLR                   7
#define FB_CNVRTR0_ADCPOLL                   6
#define FB_CNVRTR0_AMONOMIX                  4
#define FB_CNVRTR0_ADCMU                     3
#define FB_CNVRTR0_HPOR                      2
#define FB_CNVRTR0_ADCHPDR                   1
#define FB_CNVRTR0_ADCHPDL                   0

/* Field Masks */
#define FM_CNVRTR0_ADCPOLR                   0X1
#define FM_CNVRTR0_ADCPOLL                   0X1
#define FM_CNVRTR0_AMONOMIX                  0X3
#define FM_CNVRTR0_ADCMU                     0X1
#define FM_CNVRTR0_HPOR                      0X1
#define FM_CNVRTR0_ADCHPDR                   0X1
#define FM_CNVRTR0_ADCHPDL                   0X1

/* Field Values */
#define FV_CNVRTR0_ADCPOLR_INVERT            0x1
#define FV_CNVRTR0_ADCPOLR_NORMAL            0x0
#define FV_CNVRTR0_ADCPOLL_INVERT            0x1
#define FV_CNVRTR0_ADCPOLL_NORMAL            0x0
#define FV_CNVRTR0_ADCMU_ENABLE              0x1
#define FV_CNVRTR0_ADCMU_DISABLE             0x0
#define FV_CNVRTR0_ADCHPDR_ENABLE            0x1
#define FV_CNVRTR0_ADCHPDR_DISABLE           0x0
#define FV_CNVRTR0_ADCHPDL_ENABLE            0x1
#define FV_CNVRTR0_ADCHPDL_DISABLE           0x0

/* Register Masks */
#define RM_CNVRTR0_ADCPOLR \
	 RM(FM_CNVRTR0_ADCPOLR, FB_CNVRTR0_ADCPOLR)

#define RM_CNVRTR0_ADCPOLL \
	 RM(FM_CNVRTR0_ADCPOLL, FB_CNVRTR0_ADCPOLL)

#define RM_CNVRTR0_AMONOMIX \
	 RM(FM_CNVRTR0_AMONOMIX, FB_CNVRTR0_AMONOMIX)

#define RM_CNVRTR0_ADCMU \
	 RM(FM_CNVRTR0_ADCMU, FB_CNVRTR0_ADCMU)

#define RM_CNVRTR0_HPOR \
	 RM(FM_CNVRTR0_HPOR, FB_CNVRTR0_HPOR)

#define RM_CNVRTR0_ADCHPDR \
	 RM(FM_CNVRTR0_ADCHPDR, FB_CNVRTR0_ADCHPDR)

#define RM_CNVRTR0_ADCHPDL \
	 RM(FM_CNVRTR0_ADCHPDL, FB_CNVRTR0_ADCHPDL)


/* Register Values */
#define RV_CNVRTR0_ADCPOLR_INVERT \
	 RV(FV_CNVRTR0_ADCPOLR_INVERT, FB_CNVRTR0_ADCPOLR)

#define RV_CNVRTR0_ADCPOLR_NORMAL \
	 RV(FV_CNVRTR0_ADCPOLR_NORMAL, FB_CNVRTR0_ADCPOLR)

#define RV_CNVRTR0_ADCPOLL_INVERT \
	 RV(FV_CNVRTR0_ADCPOLL_INVERT, FB_CNVRTR0_ADCPOLL)

#define RV_CNVRTR0_ADCPOLL_NORMAL \
	 RV(FV_CNVRTR0_ADCPOLL_NORMAL, FB_CNVRTR0_ADCPOLL)

#define RV_CNVRTR0_ADCMU_ENABLE \
	 RV(FV_CNVRTR0_ADCMU_ENABLE, FB_CNVRTR0_ADCMU)

#define RV_CNVRTR0_ADCMU_DISABLE \
	 RV(FV_CNVRTR0_ADCMU_DISABLE, FB_CNVRTR0_ADCMU)

#define RV_CNVRTR0_ADCHPDR_ENABLE \
	 RV(FV_CNVRTR0_ADCHPDR_ENABLE, FB_CNVRTR0_ADCHPDR)

#define RV_CNVRTR0_ADCHPDR_DISABLE \
	 RV(FV_CNVRTR0_ADCHPDR_DISABLE, FB_CNVRTR0_ADCHPDR)

#define RV_CNVRTR0_ADCHPDL_ENABLE \
	 RV(FV_CNVRTR0_ADCHPDL_ENABLE, FB_CNVRTR0_ADCHPDL)

#define RV_CNVRTR0_ADCHPDL_DISABLE \
	 RV(FV_CNVRTR0_ADCHPDL_DISABLE, FB_CNVRTR0_ADCHPDL)


/****************************
 *      R_ADCSR (0x17)      *
 ****************************/

/* Field Offsets */
#define FB_ADCSR_ABCM                        6
#define FB_ADCSR_ABR                         3
#define FB_ADCSR_ABM                         0

/* Field Masks */
#define FM_ADCSR_ABCM                        0X3
#define FM_ADCSR_ABR                         0X3
#define FM_ADCSR_ABM                         0X7

/* Field Values */
#define FV_ADCSR_ABCM_AUTO                   0x0
#define FV_ADCSR_ABCM_32                     0x1
#define FV_ADCSR_ABCM_40                     0x2
#define FV_ADCSR_ABCM_64                     0x3
#define FV_ADCSR_ABR_32                      0x0
#define FV_ADCSR_ABR_44_1                    0x1
#define FV_ADCSR_ABR_48                      0x2
#define FV_ADCSR_ABM_PT25                    0x0
#define FV_ADCSR_ABM_PT5                     0x1
#define FV_ADCSR_ABM_1                       0x2
#define FV_ADCSR_ABM_2                       0x3

/* Register Masks */
#define RM_ADCSR_ABCM                        RM(FM_ADCSR_ABCM, FB_ADCSR_ABCM)
#define RM_ADCSR_ABR                         RM(FM_ADCSR_ABR, FB_ADCSR_ABR)
#define RM_ADCSR_ABM                         RM(FM_ADCSR_ABM, FB_ADCSR_ABM)

/* Register Values */
#define RV_ADCSR_ABCM_AUTO \
	 RV(FV_ADCSR_ABCM_AUTO, FB_ADCSR_ABCM)

#define RV_ADCSR_ABCM_32 \
	 RV(FV_ADCSR_ABCM_32, FB_ADCSR_ABCM)

#define RV_ADCSR_ABCM_40 \
	 RV(FV_ADCSR_ABCM_40, FB_ADCSR_ABCM)

#define RV_ADCSR_ABCM_64 \
	 RV(FV_ADCSR_ABCM_64, FB_ADCSR_ABCM)

#define RV_ADCSR_ABR_32                      RV(FV_ADCSR_ABR_32, FB_ADCSR_ABR)
#define RV_ADCSR_ABR_44_1 \
	 RV(FV_ADCSR_ABR_44_1, FB_ADCSR_ABR)

#define RV_ADCSR_ABR_48                      RV(FV_ADCSR_ABR_48, FB_ADCSR_ABR)
#define RV_ADCSR_ABR_                        RV(FV_ADCSR_ABR_, FB_ADCSR_ABR)
#define RV_ADCSR_ABM_PT25 \
	 RV(FV_ADCSR_ABM_PT25, FB_ADCSR_ABM)

#define RV_ADCSR_ABM_PT5                     RV(FV_ADCSR_ABM_PT5, FB_ADCSR_ABM)
#define RV_ADCSR_ABM_1                       RV(FV_ADCSR_ABM_1, FB_ADCSR_ABM)
#define RV_ADCSR_ABM_2                       RV(FV_ADCSR_ABM_2, FB_ADCSR_ABM)

/******************************
 *      R_CNVRTR1 (0x18)      *
 ******************************/

/* Field Offsets */
#define FB_CNVRTR1_DACPOLR                   7
#define FB_CNVRTR1_DACPOLL                   6
#define FB_CNVRTR1_DMONOMIX                  4
#define FB_CNVRTR1_DACMU                     3
#define FB_CNVRTR1_DEEMPH                    2
#define FB_CNVRTR1_DACDITH                   0

/* Field Masks */
#define FM_CNVRTR1_DACPOLR                   0X1
#define FM_CNVRTR1_DACPOLL                   0X1
#define FM_CNVRTR1_DMONOMIX                  0X3
#define FM_CNVRTR1_DACMU                     0X1
#define FM_CNVRTR1_DEEMPH                    0X1
#define FM_CNVRTR1_DACDITH                   0X3

/* Field Values */
#define FV_CNVRTR1_DACPOLR_INVERT            0x1
#define FV_CNVRTR1_DACPOLR_NORMAL            0x0
#define FV_CNVRTR1_DACPOLL_INVERT            0x1
#define FV_CNVRTR1_DACPOLL_NORMAL            0x0
#define FV_CNVRTR1_DMONOMIX_ENABLE           0x1
#define FV_CNVRTR1_DMONOMIX_DISABLE          0x0
#define FV_CNVRTR1_DACMU_ENABLE              0x1
#define FV_CNVRTR1_DACMU_DISABLE             0x0

/* Register Masks */
#define RM_CNVRTR1_DACPOLR \
	 RM(FM_CNVRTR1_DACPOLR, FB_CNVRTR1_DACPOLR)

#define RM_CNVRTR1_DACPOLL \
	 RM(FM_CNVRTR1_DACPOLL, FB_CNVRTR1_DACPOLL)

#define RM_CNVRTR1_DMONOMIX \
	 RM(FM_CNVRTR1_DMONOMIX, FB_CNVRTR1_DMONOMIX)

#define RM_CNVRTR1_DACMU \
	 RM(FM_CNVRTR1_DACMU, FB_CNVRTR1_DACMU)

#define RM_CNVRTR1_DEEMPH \
	 RM(FM_CNVRTR1_DEEMPH, FB_CNVRTR1_DEEMPH)

#define RM_CNVRTR1_DACDITH \
	 RM(FM_CNVRTR1_DACDITH, FB_CNVRTR1_DACDITH)


/* Register Values */
#define RV_CNVRTR1_DACPOLR_INVERT \
	 RV(FV_CNVRTR1_DACPOLR_INVERT, FB_CNVRTR1_DACPOLR)

#define RV_CNVRTR1_DACPOLR_NORMAL \
	 RV(FV_CNVRTR1_DACPOLR_NORMAL, FB_CNVRTR1_DACPOLR)

#define RV_CNVRTR1_DACPOLL_INVERT \
	 RV(FV_CNVRTR1_DACPOLL_INVERT, FB_CNVRTR1_DACPOLL)

#define RV_CNVRTR1_DACPOLL_NORMAL \
	 RV(FV_CNVRTR1_DACPOLL_NORMAL, FB_CNVRTR1_DACPOLL)

#define RV_CNVRTR1_DMONOMIX_ENABLE \
	 RV(FV_CNVRTR1_DMONOMIX_ENABLE, FB_CNVRTR1_DMONOMIX)

#define RV_CNVRTR1_DMONOMIX_DISABLE \
	 RV(FV_CNVRTR1_DMONOMIX_DISABLE, FB_CNVRTR1_DMONOMIX)

#define RV_CNVRTR1_DACMU_ENABLE \
	 RV(FV_CNVRTR1_DACMU_ENABLE, FB_CNVRTR1_DACMU)

#define RV_CNVRTR1_DACMU_DISABLE \
	 RV(FV_CNVRTR1_DACMU_DISABLE, FB_CNVRTR1_DACMU)


/****************************
 *      R_DACSR (0x19)      *
 ****************************/

/* Field Offsets */
#define FB_DACSR_DBCM                        6
#define FB_DACSR_DBR                         3
#define FB_DACSR_DBM                         0

/* Field Masks */
#define FM_DACSR_DBCM                        0X3
#define FM_DACSR_DBR                         0X3
#define FM_DACSR_DBM                         0X7

/* Field Values */
#define FV_DACSR_DBCM_AUTO                   0x0
#define FV_DACSR_DBCM_32                     0x1
#define FV_DACSR_DBCM_40                     0x2
#define FV_DACSR_DBCM_64                     0x3
#define FV_DACSR_DBR_32                      0x0
#define FV_DACSR_DBR_44_1                    0x1
#define FV_DACSR_DBR_48                      0x2
#define FV_DACSR_DBM_PT25                    0x0
#define FV_DACSR_DBM_PT5                     0x1
#define FV_DACSR_DBM_1                       0x2
#define FV_DACSR_DBM_2                       0x3

/* Register Masks */
#define RM_DACSR_DBCM                        RM(FM_DACSR_DBCM, FB_DACSR_DBCM)
#define RM_DACSR_DBR                         RM(FM_DACSR_DBR, FB_DACSR_DBR)
#define RM_DACSR_DBM                         RM(FM_DACSR_DBM, FB_DACSR_DBM)

/* Register Values */
#define RV_DACSR_DBCM_AUTO \
	 RV(FV_DACSR_DBCM_AUTO, FB_DACSR_DBCM)

#define RV_DACSR_DBCM_32 \
	 RV(FV_DACSR_DBCM_32, FB_DACSR_DBCM)

#define RV_DACSR_DBCM_40 \
	 RV(FV_DACSR_DBCM_40, FB_DACSR_DBCM)

#define RV_DACSR_DBCM_64 \
	 RV(FV_DACSR_DBCM_64, FB_DACSR_DBCM)

#define RV_DACSR_DBR_32                      RV(FV_DACSR_DBR_32, FB_DACSR_DBR)
#define RV_DACSR_DBR_44_1 \
	 RV(FV_DACSR_DBR_44_1, FB_DACSR_DBR)

#define RV_DACSR_DBR_48                      RV(FV_DACSR_DBR_48, FB_DACSR_DBR)
#define RV_DACSR_DBM_PT25 \
	 RV(FV_DACSR_DBM_PT25, FB_DACSR_DBM)

#define RV_DACSR_DBM_PT5                     RV(FV_DACSR_DBM_PT5, FB_DACSR_DBM)
#define RV_DACSR_DBM_1                       RV(FV_DACSR_DBM_1, FB_DACSR_DBM)
#define RV_DACSR_DBM_2                       RV(FV_DACSR_DBM_2, FB_DACSR_DBM)

/****************************
 *      R_PWRM1 (0x1A)      *
 ****************************/

/* Field Offsets */
#define FB_PWRM1_BSTL                        7
#define FB_PWRM1_BSTR                        6
#define FB_PWRM1_PGAL                        5
#define FB_PWRM1_PGAR                        4
#define FB_PWRM1_ADCL                        3
#define FB_PWRM1_ADCR                        2
#define FB_PWRM1_MICB                        1
#define FB_PWRM1_DIGENB                      0

/* Field Masks */
#define FM_PWRM1_BSTL                        0X1
#define FM_PWRM1_BSTR                        0X1
#define FM_PWRM1_PGAL                        0X1
#define FM_PWRM1_PGAR                        0X1
#define FM_PWRM1_ADCL                        0X1
#define FM_PWRM1_ADCR                        0X1
#define FM_PWRM1_MICB                        0X1
#define FM_PWRM1_DIGENB                      0X1

/* Field Values */
#define FV_PWRM1_BSTL_ENABLE                 0x1
#define FV_PWRM1_BSTL_DISABLE                0x0
#define FV_PWRM1_BSTR_ENABLE                 0x1
#define FV_PWRM1_BSTR_DISABLE                0x0
#define FV_PWRM1_PGAL_ENABLE                 0x1
#define FV_PWRM1_PGAL_DISABLE                0x0
#define FV_PWRM1_PGAR_ENABLE                 0x1
#define FV_PWRM1_PGAR_DISABLE                0x0
#define FV_PWRM1_ADCL_ENABLE                 0x1
#define FV_PWRM1_ADCL_DISABLE                0x0
#define FV_PWRM1_ADCR_ENABLE                 0x1
#define FV_PWRM1_ADCR_DISABLE                0x0
#define FV_PWRM1_MICB_ENABLE                 0x1
#define FV_PWRM1_MICB_DISABLE                0x0
#define FV_PWRM1_DIGENB_DISABLE              0x1
#define FV_PWRM1_DIGENB_ENABLE               0x0

/* Register Masks */
#define RM_PWRM1_BSTL                        RM(FM_PWRM1_BSTL, FB_PWRM1_BSTL)
#define RM_PWRM1_BSTR                        RM(FM_PWRM1_BSTR, FB_PWRM1_BSTR)
#define RM_PWRM1_PGAL                        RM(FM_PWRM1_PGAL, FB_PWRM1_PGAL)
#define RM_PWRM1_PGAR                        RM(FM_PWRM1_PGAR, FB_PWRM1_PGAR)
#define RM_PWRM1_ADCL                        RM(FM_PWRM1_ADCL, FB_PWRM1_ADCL)
#define RM_PWRM1_ADCR                        RM(FM_PWRM1_ADCR, FB_PWRM1_ADCR)
#define RM_PWRM1_MICB                        RM(FM_PWRM1_MICB, FB_PWRM1_MICB)
#define RM_PWRM1_DIGENB \
	 RM(FM_PWRM1_DIGENB, FB_PWRM1_DIGENB)


/* Register Values */
#define RV_PWRM1_BSTL_ENABLE \
	 RV(FV_PWRM1_BSTL_ENABLE, FB_PWRM1_BSTL)

#define RV_PWRM1_BSTL_DISABLE \
	 RV(FV_PWRM1_BSTL_DISABLE, FB_PWRM1_BSTL)

#define RV_PWRM1_BSTR_ENABLE \
	 RV(FV_PWRM1_BSTR_ENABLE, FB_PWRM1_BSTR)

#define RV_PWRM1_BSTR_DISABLE \
	 RV(FV_PWRM1_BSTR_DISABLE, FB_PWRM1_BSTR)

#define RV_PWRM1_PGAL_ENABLE \
	 RV(FV_PWRM1_PGAL_ENABLE, FB_PWRM1_PGAL)

#define RV_PWRM1_PGAL_DISABLE \
	 RV(FV_PWRM1_PGAL_DISABLE, FB_PWRM1_PGAL)

#define RV_PWRM1_PGAR_ENABLE \
	 RV(FV_PWRM1_PGAR_ENABLE, FB_PWRM1_PGAR)

#define RV_PWRM1_PGAR_DISABLE \
	 RV(FV_PWRM1_PGAR_DISABLE, FB_PWRM1_PGAR)

#define RV_PWRM1_ADCL_ENABLE \
	 RV(FV_PWRM1_ADCL_ENABLE, FB_PWRM1_ADCL)

#define RV_PWRM1_ADCL_DISABLE \
	 RV(FV_PWRM1_ADCL_DISABLE, FB_PWRM1_ADCL)

#define RV_PWRM1_ADCR_ENABLE \
	 RV(FV_PWRM1_ADCR_ENABLE, FB_PWRM1_ADCR)

#define RV_PWRM1_ADCR_DISABLE \
	 RV(FV_PWRM1_ADCR_DISABLE, FB_PWRM1_ADCR)

#define RV_PWRM1_MICB_ENABLE \
	 RV(FV_PWRM1_MICB_ENABLE, FB_PWRM1_MICB)

#define RV_PWRM1_MICB_DISABLE \
	 RV(FV_PWRM1_MICB_DISABLE, FB_PWRM1_MICB)

#define RV_PWRM1_DIGENB_DISABLE \
	 RV(FV_PWRM1_DIGENB_DISABLE, FB_PWRM1_DIGENB)

#define RV_PWRM1_DIGENB_ENABLE \
	 RV(FV_PWRM1_DIGENB_ENABLE, FB_PWRM1_DIGENB)


/****************************
 *      R_PWRM2 (0x1B)      *
 ****************************/

/* Field Offsets */
#define FB_PWRM2_D2S                         7
#define FB_PWRM2_HPL                         6
#define FB_PWRM2_HPR                         5
#define FB_PWRM2_SPKL                        4
#define FB_PWRM2_SPKR                        3
#define FB_PWRM2_INSELL                      2
#define FB_PWRM2_INSELR                      1
#define FB_PWRM2_VREF                        0

/* Field Masks */
#define FM_PWRM2_D2S                         0X1
#define FM_PWRM2_HPL                         0X1
#define FM_PWRM2_HPR                         0X1
#define FM_PWRM2_SPKL                        0X1
#define FM_PWRM2_SPKR                        0X1
#define FM_PWRM2_INSELL                      0X1
#define FM_PWRM2_INSELR                      0X1
#define FM_PWRM2_VREF                        0X1

/* Field Values */
#define FV_PWRM2_D2S_ENABLE                  0x1
#define FV_PWRM2_D2S_DISABLE                 0x0
#define FV_PWRM2_HPL_ENABLE                  0x1
#define FV_PWRM2_HPL_DISABLE                 0x0
#define FV_PWRM2_HPR_ENABLE                  0x1
#define FV_PWRM2_HPR_DISABLE                 0x0
#define FV_PWRM2_SPKL_ENABLE                 0x1
#define FV_PWRM2_SPKL_DISABLE                0x0
#define FV_PWRM2_SPKR_ENABLE                 0x1
#define FV_PWRM2_SPKR_DISABLE                0x0
#define FV_PWRM2_INSELL_ENABLE               0x1
#define FV_PWRM2_INSELL_DISABLE              0x0
#define FV_PWRM2_INSELR_ENABLE               0x1
#define FV_PWRM2_INSELR_DISABLE              0x0
#define FV_PWRM2_VREF_ENABLE                 0x1
#define FV_PWRM2_VREF_DISABLE                0x0

/* Register Masks */
#define RM_PWRM2_D2S                         RM(FM_PWRM2_D2S, FB_PWRM2_D2S)
#define RM_PWRM2_HPL                         RM(FM_PWRM2_HPL, FB_PWRM2_HPL)
#define RM_PWRM2_HPR                         RM(FM_PWRM2_HPR, FB_PWRM2_HPR)
#define RM_PWRM2_SPKL                        RM(FM_PWRM2_SPKL, FB_PWRM2_SPKL)
#define RM_PWRM2_SPKR                        RM(FM_PWRM2_SPKR, FB_PWRM2_SPKR)
#define RM_PWRM2_INSELL \
	 RM(FM_PWRM2_INSELL, FB_PWRM2_INSELL)

#define RM_PWRM2_INSELR \
	 RM(FM_PWRM2_INSELR, FB_PWRM2_INSELR)

#define RM_PWRM2_VREF                        RM(FM_PWRM2_VREF, FB_PWRM2_VREF)

/* Register Values */
#define RV_PWRM2_D2S_ENABLE \
	 RV(FV_PWRM2_D2S_ENABLE, FB_PWRM2_D2S)

#define RV_PWRM2_D2S_DISABLE \
	 RV(FV_PWRM2_D2S_DISABLE, FB_PWRM2_D2S)

#define RV_PWRM2_HPL_ENABLE \
	 RV(FV_PWRM2_HPL_ENABLE, FB_PWRM2_HPL)

#define RV_PWRM2_HPL_DISABLE \
	 RV(FV_PWRM2_HPL_DISABLE, FB_PWRM2_HPL)

#define RV_PWRM2_HPR_ENABLE \
	 RV(FV_PWRM2_HPR_ENABLE, FB_PWRM2_HPR)

#define RV_PWRM2_HPR_DISABLE \
	 RV(FV_PWRM2_HPR_DISABLE, FB_PWRM2_HPR)

#define RV_PWRM2_SPKL_ENABLE \
	 RV(FV_PWRM2_SPKL_ENABLE, FB_PWRM2_SPKL)

#define RV_PWRM2_SPKL_DISABLE \
	 RV(FV_PWRM2_SPKL_DISABLE, FB_PWRM2_SPKL)

#define RV_PWRM2_SPKR_ENABLE \
	 RV(FV_PWRM2_SPKR_ENABLE, FB_PWRM2_SPKR)

#define RV_PWRM2_SPKR_DISABLE \
	 RV(FV_PWRM2_SPKR_DISABLE, FB_PWRM2_SPKR)

#define RV_PWRM2_INSELL_ENABLE \
	 RV(FV_PWRM2_INSELL_ENABLE, FB_PWRM2_INSELL)

#define RV_PWRM2_INSELL_DISABLE \
	 RV(FV_PWRM2_INSELL_DISABLE, FB_PWRM2_INSELL)

#define RV_PWRM2_INSELR_ENABLE \
	 RV(FV_PWRM2_INSELR_ENABLE, FB_PWRM2_INSELR)

#define RV_PWRM2_INSELR_DISABLE \
	 RV(FV_PWRM2_INSELR_DISABLE, FB_PWRM2_INSELR)

#define RV_PWRM2_VREF_ENABLE \
	 RV(FV_PWRM2_VREF_ENABLE, FB_PWRM2_VREF)

#define RV_PWRM2_VREF_DISABLE \
	 RV(FV_PWRM2_VREF_DISABLE, FB_PWRM2_VREF)

/******************************
 *      R_CTL (0x1C)          *
 ******************************/

/* Fiel Offsets */
#define FB_CTL_HPSWEN                        7
#define FB_CTL_HPSWPOL                       6

/******************************
 *      R_CONFIG0 (0x1F)      *
 ******************************/

/* Field Offsets */
#define FB_CONFIG0_ASDM                      6
#define FB_CONFIG0_DSDM                      4
#define FB_CONFIG0_DC_BYPASS                 1
#define FB_CONFIG0_SD_FORCE_ON               0

/* Field Masks */
#define FM_CONFIG0_ASDM                      0X3
#define FM_CONFIG0_DSDM                      0X3
#define FM_CONFIG0_DC_BYPASS                 0X1
#define FM_CONFIG0_SD_FORCE_ON               0X1

/* Field Values */
#define FV_CONFIG0_ASDM_HALF                 0x1
#define FV_CONFIG0_ASDM_FULL                 0x2
#define FV_CONFIG0_ASDM_AUTO                 0x3
#define FV_CONFIG0_DSDM_HALF                 0x1
#define FV_CONFIG0_DSDM_FULL                 0x2
#define FV_CONFIG0_DSDM_AUTO                 0x3
#define FV_CONFIG0_DC_BYPASS_ENABLE          0x1
#define FV_CONFIG0_DC_BYPASS_DISABLE         0x0
#define FV_CONFIG0_SD_FORCE_ON_ENABLE        0x1
#define FV_CONFIG0_SD_FORCE_ON_DISABLE       0x0

/* Register Masks */
#define RM_CONFIG0_ASDM \
	 RM(FM_CONFIG0_ASDM, FB_CONFIG0_ASDM)

#define RM_CONFIG0_DSDM \
	 RM(FM_CONFIG0_DSDM, FB_CONFIG0_DSDM)

#define RM_CONFIG0_DC_BYPASS \
	 RM(FM_CONFIG0_DC_BYPASS, FB_CONFIG0_DC_BYPASS)

#define RM_CONFIG0_SD_FORCE_ON \
	 RM(FM_CONFIG0_SD_FORCE_ON, FB_CONFIG0_SD_FORCE_ON)


/* Register Values */
#define RV_CONFIG0_ASDM_HALF \
	 RV(FV_CONFIG0_ASDM_HALF, FB_CONFIG0_ASDM)

#define RV_CONFIG0_ASDM_FULL \
	 RV(FV_CONFIG0_ASDM_FULL, FB_CONFIG0_ASDM)

#define RV_CONFIG0_ASDM_AUTO \
	 RV(FV_CONFIG0_ASDM_AUTO, FB_CONFIG0_ASDM)

#define RV_CONFIG0_DSDM_HALF \
	 RV(FV_CONFIG0_DSDM_HALF, FB_CONFIG0_DSDM)

#define RV_CONFIG0_DSDM_FULL \
	 RV(FV_CONFIG0_DSDM_FULL, FB_CONFIG0_DSDM)

#define RV_CONFIG0_DSDM_AUTO \
	 RV(FV_CONFIG0_DSDM_AUTO, FB_CONFIG0_DSDM)

#define RV_CONFIG0_DC_BYPASS_ENABLE \
	 RV(FV_CONFIG0_DC_BYPASS_ENABLE, FB_CONFIG0_DC_BYPASS)

#define RV_CONFIG0_DC_BYPASS_DISABLE \
	 RV(FV_CONFIG0_DC_BYPASS_DISABLE, FB_CONFIG0_DC_BYPASS)

#define RV_CONFIG0_SD_FORCE_ON_ENABLE \
	 RV(FV_CONFIG0_SD_FORCE_ON_ENABLE, FB_CONFIG0_SD_FORCE_ON)

#define RV_CONFIG0_SD_FORCE_ON_DISABLE \
	 RV(FV_CONFIG0_SD_FORCE_ON_DISABLE, FB_CONFIG0_SD_FORCE_ON)


/******************************
 *      R_CONFIG1 (0x20)      *
 ******************************/

/* Field Offsets */
#define FB_CONFIG1_EQ2_EN                    7
#define FB_CONFIG1_EQ2_BE                    4
#define FB_CONFIG1_EQ1_EN                    3
#define FB_CONFIG1_EQ1_BE                    0

/* Field Masks */
#define FM_CONFIG1_EQ2_EN                    0X1
#define FM_CONFIG1_EQ2_BE                    0X7
#define FM_CONFIG1_EQ1_EN                    0X1
#define FM_CONFIG1_EQ1_BE                    0X7

/* Field Values */
#define FV_CONFIG1_EQ2_EN_ENABLE             0x1
#define FV_CONFIG1_EQ2_EN_DISABLE            0x0
#define FV_CONFIG1_EQ2_BE_PRE                0x0
#define FV_CONFIG1_EQ2_BE_PRE_EQ_0           0x1
#define FV_CONFIG1_EQ2_BE_PRE_EQ0_1          0x2
#define FV_CONFIG1_EQ2_BE_PRE_EQ0_2          0x3
#define FV_CONFIG1_EQ2_BE_PRE_EQ0_3          0x4
#define FV_CONFIG1_EQ2_BE_PRE_EQ0_4          0x5
#define FV_CONFIG1_EQ2_BE_PRE_EQ0_5          0x6
#define FV_CONFIG1_EQ1_EN_ENABLE             0x1
#define FV_CONFIG1_EQ1_EN_DISABLE            0x0
#define FV_CONFIG1_EQ1_BE_PRE                0x0
#define FV_CONFIG1_EQ1_BE_PRE_EQ_0           0x1
#define FV_CONFIG1_EQ1_BE_PRE_EQ0_1          0x2
#define FV_CONFIG1_EQ1_BE_PRE_EQ0_2          0x3
#define FV_CONFIG1_EQ1_BE_PRE_EQ0_3          0x4
#define FV_CONFIG1_EQ1_BE_PRE_EQ0_4          0x5
#define FV_CONFIG1_EQ1_BE_PRE_EQ0_5          0x6

/* Register Masks */
#define RM_CONFIG1_EQ2_EN \
	 RM(FM_CONFIG1_EQ2_EN, FB_CONFIG1_EQ2_EN)

#define RM_CONFIG1_EQ2_BE \
	 RM(FM_CONFIG1_EQ2_BE, FB_CONFIG1_EQ2_BE)

#define RM_CONFIG1_EQ1_EN \
	 RM(FM_CONFIG1_EQ1_EN, FB_CONFIG1_EQ1_EN)

#define RM_CONFIG1_EQ1_BE \
	 RM(FM_CONFIG1_EQ1_BE, FB_CONFIG1_EQ1_BE)


/* Register Values */
#define RV_CONFIG1_EQ2_EN_ENABLE \
	 RV(FV_CONFIG1_EQ2_EN_ENABLE, FB_CONFIG1_EQ2_EN)

#define RV_CONFIG1_EQ2_EN_DISABLE \
	 RV(FV_CONFIG1_EQ2_EN_DISABLE, FB_CONFIG1_EQ2_EN)

#define RV_CONFIG1_EQ2_BE_PRE \
	 RV(FV_CONFIG1_EQ2_BE_PRE, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ_0 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ_0, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ0_1 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_1, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ0_2 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_2, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ0_3 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_3, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ0_4 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_4, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ2_BE_PRE_EQ0_5 \
	 RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_5, FB_CONFIG1_EQ2_BE)

#define RV_CONFIG1_EQ1_EN_ENABLE \
	 RV(FV_CONFIG1_EQ1_EN_ENABLE, FB_CONFIG1_EQ1_EN)

#define RV_CONFIG1_EQ1_EN_DISABLE \
	 RV(FV_CONFIG1_EQ1_EN_DISABLE, FB_CONFIG1_EQ1_EN)

#define RV_CONFIG1_EQ1_BE_PRE \
	 RV(FV_CONFIG1_EQ1_BE_PRE, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ_0 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ_0, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ0_1 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_1, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ0_2 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_2, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ0_3 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_3, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ0_4 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_4, FB_CONFIG1_EQ1_BE)

#define RV_CONFIG1_EQ1_BE_PRE_EQ0_5 \
	 RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_5, FB_CONFIG1_EQ1_BE)


/******************************
 *      R_DMICCTL (0x24)      *
 ******************************/

/* Field Offsets */
#define FB_DMICCTL_DMICEN                    7
#define FB_DMICCTL_DMONO                     4
#define FB_DMICCTL_DMPHADJ                   2
#define FB_DMICCTL_DMRATE                    0

/* Field Masks */
#define FM_DMICCTL_DMICEN                    0X1
#define FM_DMICCTL_DMONO                     0X1
#define FM_DMICCTL_DMPHADJ                   0X3
#define FM_DMICCTL_DMRATE                    0X3

/* Field Values */
#define FV_DMICCTL_DMICEN_ENABLE             0x1
#define FV_DMICCTL_DMICEN_DISABLE            0x0
#define FV_DMICCTL_DMONO_STEREO              0x0
#define FV_DMICCTL_DMONO_MONO                0x1

/* Register Masks */
#define RM_DMICCTL_DMICEN \
	 RM(FM_DMICCTL_DMICEN, FB_DMICCTL_DMICEN)

#define RM_DMICCTL_DMONO \
	 RM(FM_DMICCTL_DMONO, FB_DMICCTL_DMONO)

#define RM_DMICCTL_DMPHADJ \
	 RM(FM_DMICCTL_DMPHADJ, FB_DMICCTL_DMPHADJ)

#define RM_DMICCTL_DMRATE \
	 RM(FM_DMICCTL_DMRATE, FB_DMICCTL_DMRATE)


/* Register Values */
#define RV_DMICCTL_DMICEN_ENABLE \
	 RV(FV_DMICCTL_DMICEN_ENABLE, FB_DMICCTL_DMICEN)

#define RV_DMICCTL_DMICEN_DISABLE \
	 RV(FV_DMICCTL_DMICEN_DISABLE, FB_DMICCTL_DMICEN)

#define RV_DMICCTL_DMONO_STEREO \
	 RV(FV_DMICCTL_DMONO_STEREO, FB_DMICCTL_DMONO)

#define RV_DMICCTL_DMONO_MONO \
	 RV(FV_DMICCTL_DMONO_MONO, FB_DMICCTL_DMONO)


/*****************************
 *      R_CLECTL (0x25)      *
 *****************************/

/* Field Offsets */
#define FB_CLECTL_LVL_MODE                   4
#define FB_CLECTL_WINDOWSEL                  3
#define FB_CLECTL_EXP_EN                     2
#define FB_CLECTL_LIMIT_EN                   1
#define FB_CLECTL_COMP_EN                    0

/* Field Masks */
#define FM_CLECTL_LVL_MODE                   0X1
#define FM_CLECTL_WINDOWSEL                  0X1
#define FM_CLECTL_EXP_EN                     0X1
#define FM_CLECTL_LIMIT_EN                   0X1
#define FM_CLECTL_COMP_EN                    0X1

/* Field Values */
#define FV_CLECTL_LVL_MODE_AVG               0x0
#define FV_CLECTL_LVL_MODE_PEAK              0x1
#define FV_CLECTL_WINDOWSEL_512              0x0
#define FV_CLECTL_WINDOWSEL_64               0x1
#define FV_CLECTL_EXP_EN_ENABLE              0x1
#define FV_CLECTL_EXP_EN_DISABLE             0x0
#define FV_CLECTL_LIMIT_EN_ENABLE            0x1
#define FV_CLECTL_LIMIT_EN_DISABLE           0x0
#define FV_CLECTL_COMP_EN_ENABLE             0x1
#define FV_CLECTL_COMP_EN_DISABLE            0x0

/* Register Masks */
#define RM_CLECTL_LVL_MODE \
	 RM(FM_CLECTL_LVL_MODE, FB_CLECTL_LVL_MODE)

#define RM_CLECTL_WINDOWSEL \
	 RM(FM_CLECTL_WINDOWSEL, FB_CLECTL_WINDOWSEL)

#define RM_CLECTL_EXP_EN \
	 RM(FM_CLECTL_EXP_EN, FB_CLECTL_EXP_EN)

#define RM_CLECTL_LIMIT_EN \
	 RM(FM_CLECTL_LIMIT_EN, FB_CLECTL_LIMIT_EN)

#define RM_CLECTL_COMP_EN \
	 RM(FM_CLECTL_COMP_EN, FB_CLECTL_COMP_EN)


/* Register Values */
#define RV_CLECTL_LVL_MODE_AVG \
	 RV(FV_CLECTL_LVL_MODE_AVG, FB_CLECTL_LVL_MODE)

#define RV_CLECTL_LVL_MODE_PEAK \
	 RV(FV_CLECTL_LVL_MODE_PEAK, FB_CLECTL_LVL_MODE)

#define RV_CLECTL_WINDOWSEL_512 \
	 RV(FV_CLECTL_WINDOWSEL_512, FB_CLECTL_WINDOWSEL)

#define RV_CLECTL_WINDOWSEL_64 \
	 RV(FV_CLECTL_WINDOWSEL_64, FB_CLECTL_WINDOWSEL)

#define RV_CLECTL_EXP_EN_ENABLE \
	 RV(FV_CLECTL_EXP_EN_ENABLE, FB_CLECTL_EXP_EN)

#define RV_CLECTL_EXP_EN_DISABLE \
	 RV(FV_CLECTL_EXP_EN_DISABLE, FB_CLECTL_EXP_EN)

#define RV_CLECTL_LIMIT_EN_ENABLE \
	 RV(FV_CLECTL_LIMIT_EN_ENABLE, FB_CLECTL_LIMIT_EN)

#define RV_CLECTL_LIMIT_EN_DISABLE \
	 RV(FV_CLECTL_LIMIT_EN_DISABLE, FB_CLECTL_LIMIT_EN)

#define RV_CLECTL_COMP_EN_ENABLE \
	 RV(FV_CLECTL_COMP_EN_ENABLE, FB_CLECTL_COMP_EN)

#define RV_CLECTL_COMP_EN_DISABLE \
	 RV(FV_CLECTL_COMP_EN_DISABLE, FB_CLECTL_COMP_EN)


/*****************************
 *      R_MUGAIN (0x26)      *
 *****************************/

/* Field Offsets */
#define FB_MUGAIN_CLEMUG                     0

/* Field Masks */
#define FM_MUGAIN_CLEMUG                     0X1F

/* Field Values */
#define FV_MUGAIN_CLEMUG_46PT5DB             0x1F
#define FV_MUGAIN_CLEMUG_0DB                 0x0

/* Register Masks */
#define RM_MUGAIN_CLEMUG \
	 RM(FM_MUGAIN_CLEMUG, FB_MUGAIN_CLEMUG)


/* Register Values */
#define RV_MUGAIN_CLEMUG_46PT5DB \
	 RV(FV_MUGAIN_CLEMUG_46PT5DB, FB_MUGAIN_CLEMUG)

#define RV_MUGAIN_CLEMUG_0DB \
	 RV(FV_MUGAIN_CLEMUG_0DB, FB_MUGAIN_CLEMUG)


/*****************************
 *      R_COMPTH (0x27)      *
 *****************************/

/* Field Offsets */
#define FB_COMPTH                            0

/* Field Masks */
#define FM_COMPTH                            0XFF

/* Field Values */
#define FV_COMPTH_0DB                        0xFF
#define FV_COMPTH_N95PT625DB                 0x0

/* Register Masks */
#define RM_COMPTH                            RM(FM_COMPTH, FB_COMPTH)

/* Register Values */
#define RV_COMPTH_0DB                        RV(FV_COMPTH_0DB, FB_COMPTH)
#define RV_COMPTH_N95PT625DB \
	 RV(FV_COMPTH_N95PT625DB, FB_COMPTH)


/*****************************
 *      R_CMPRAT (0x28)      *
 *****************************/

/* Field Offsets */
#define FB_CMPRAT                            0

/* Field Masks */
#define FM_CMPRAT                            0X1F

/* Register Masks */
#define RM_CMPRAT                            RM(FM_CMPRAT, FB_CMPRAT)

/******************************
 *      R_CATKTCL (0x29)      *
 ******************************/

/* Field Offsets */
#define FB_CATKTCL                           0

/* Field Masks */
#define FM_CATKTCL                           0XFF

/* Register Masks */
#define RM_CATKTCL                           RM(FM_CATKTCL, FB_CATKTCL)

/******************************
 *      R_CATKTCH (0x2A)      *
 ******************************/

/* Field Offsets */
#define FB_CATKTCH                           0

/* Field Masks */
#define FM_CATKTCH                           0XFF

/* Register Masks */
#define RM_CATKTCH                           RM(FM_CATKTCH, FB_CATKTCH)

/******************************
 *      R_CRELTCL (0x2B)      *
 ******************************/

/* Field Offsets */
#define FB_CRELTCL                           0

/* Field Masks */
#define FM_CRELTCL                           0XFF

/* Register Masks */
#define RM_CRELTCL                           RM(FM_CRELTCL, FB_CRELTCL)

/******************************
 *      R_CRELTCH (0x2C)      *
 ******************************/

/* Field Offsets */
#define FB_CRELTCH                           0

/* Field Masks */
#define FM_CRELTCH                           0XFF

/* Register Masks */
#define RM_CRELTCH                           RM(FM_CRELTCH, FB_CRELTCH)

/****************************
 *      R_LIMTH (0x2D)      *
 ****************************/

/* Field Offsets */
#define FB_LIMTH                             0

/* Field Masks */
#define FM_LIMTH                             0XFF

/* Field Values */
#define FV_LIMTH_0DB                         0xFF
#define FV_LIMTH_N95PT625DB                  0x0

/* Register Masks */
#define RM_LIMTH                             RM(FM_LIMTH, FB_LIMTH)

/* Register Values */
#define RV_LIMTH_0DB                         RV(FV_LIMTH_0DB, FB_LIMTH)
#define RV_LIMTH_N95PT625DB                  RV(FV_LIMTH_N95PT625DB, FB_LIMTH)

/*****************************
 *      R_LIMTGT (0x2E)      *
 *****************************/

/* Field Offsets */
#define FB_LIMTGT                            0

/* Field Masks */
#define FM_LIMTGT                            0XFF

/* Field Values */
#define FV_LIMTGT_0DB                        0xFF
#define FV_LIMTGT_N95PT625DB                 0x0

/* Register Masks */
#define RM_LIMTGT                            RM(FM_LIMTGT, FB_LIMTGT)

/* Register Values */
#define RV_LIMTGT_0DB                        RV(FV_LIMTGT_0DB, FB_LIMTGT)
#define RV_LIMTGT_N95PT625DB \
	 RV(FV_LIMTGT_N95PT625DB, FB_LIMTGT)


/******************************
 *      R_LATKTCL (0x2F)      *
 ******************************/

/* Field Offsets */
#define FB_LATKTCL                           0

/* Field Masks */
#define FM_LATKTCL                           0XFF

/* Register Masks */
#define RM_LATKTCL                           RM(FM_LATKTCL, FB_LATKTCL)

/******************************
 *      R_LATKTCH (0x30)      *
 ******************************/

/* Field Offsets */
#define FB_LATKTCH                           0

/* Field Masks */
#define FM_LATKTCH                           0XFF

/* Register Masks */
#define RM_LATKTCH                           RM(FM_LATKTCH, FB_LATKTCH)

/******************************
 *      R_LRELTCL (0x31)      *
 ******************************/

/* Field Offsets */
#define FB_LRELTCL                           0

/* Field Masks */
#define FM_LRELTCL                           0XFF

/* Register Masks */
#define RM_LRELTCL                           RM(FM_LRELTCL, FB_LRELTCL)

/******************************
 *      R_LRELTCH (0x32)      *
 ******************************/

/* Field Offsets */
#define FB_LRELTCH                           0

/* Field Masks */
#define FM_LRELTCH                           0XFF

/* Register Masks */
#define RM_LRELTCH                           RM(FM_LRELTCH, FB_LRELTCH)

/****************************
 *      R_EXPTH (0x33)      *
 ****************************/

/* Field Offsets */
#define FB_EXPTH                             0

/* Field Masks */
#define FM_EXPTH                             0XFF

/* Field Values */
#define FV_EXPTH_0DB                         0xFF
#define FV_EXPTH_N95PT625DB                  0x0

/* Register Masks */
#define RM_EXPTH                             RM(FM_EXPTH, FB_EXPTH)

/* Register Values */
#define RV_EXPTH_0DB                         RV(FV_EXPTH_0DB, FB_EXPTH)
#define RV_EXPTH_N95PT625DB                  RV(FV_EXPTH_N95PT625DB, FB_EXPTH)

/*****************************
 *      R_EXPRAT (0x34)      *
 *****************************/

/* Field Offsets */
#define FB_EXPRAT                            0

/* Field Masks */
#define FM_EXPRAT                            0X7

/* Register Masks */
#define RM_EXPRAT                            RM(FM_EXPRAT, FB_EXPRAT)

/******************************
 *      R_XATKTCL (0x35)      *
 ******************************/

/* Field Offsets */
#define FB_XATKTCL                           0

/* Field Masks */
#define FM_XATKTCL                           0XFF

/* Register Masks */
#define RM_XATKTCL                           RM(FM_XATKTCL, FB_XATKTCL)

/******************************
 *      R_XATKTCH (0x36)      *
 ******************************/

/* Field Offsets */
#define FB_XATKTCH                           0

/* Field Masks */
#define FM_XATKTCH                           0XFF

/* Register Masks */
#define RM_XATKTCH                           RM(FM_XATKTCH, FB_XATKTCH)

/******************************
 *      R_XRELTCL (0x37)      *
 ******************************/

/* Field Offsets */
#define FB_XRELTCL                           0

/* Field Masks */
#define FM_XRELTCL                           0XFF

/* Register Masks */
#define RM_XRELTCL                           RM(FM_XRELTCL, FB_XRELTCL)

/******************************
 *      R_XRELTCH (0x38)      *
 ******************************/

/* Field Offsets */
#define FB_XRELTCH                           0

/* Field Masks */
#define FM_XRELTCH                           0XFF

/* Register Masks */
#define RM_XRELTCH                           RM(FM_XRELTCH, FB_XRELTCH)

/****************************
 *      R_FXCTL (0x39)      *
 ****************************/

/* Field Offsets */
#define FB_FXCTL_3DEN                        4
#define FB_FXCTL_TEEN                        3
#define FB_FXCTL_TNLFBYPASS                  2
#define FB_FXCTL_BEEN                        1
#define FB_FXCTL_BNLFBYPASS                  0

/* Field Masks */
#define FM_FXCTL_3DEN                        0X1
#define FM_FXCTL_TEEN                        0X1
#define FM_FXCTL_TNLFBYPASS                  0X1
#define FM_FXCTL_BEEN                        0X1
#define FM_FXCTL_BNLFBYPASS                  0X1

/* Field Values */
#define FV_FXCTL_3DEN_ENABLE                 0x1
#define FV_FXCTL_3DEN_DISABLE                0x0
#define FV_FXCTL_TEEN_ENABLE                 0x1
#define FV_FXCTL_TEEN_DISABLE                0x0
#define FV_FXCTL_TNLFBYPASS_ENABLE           0x1
#define FV_FXCTL_TNLFBYPASS_DISABLE          0x0
#define FV_FXCTL_BEEN_ENABLE                 0x1
#define FV_FXCTL_BEEN_DISABLE                0x0
#define FV_FXCTL_BNLFBYPASS_ENABLE           0x1
#define FV_FXCTL_BNLFBYPASS_DISABLE          0x0

/* Register Masks */
#define RM_FXCTL_3DEN                        RM(FM_FXCTL_3DEN, FB_FXCTL_3DEN)
#define RM_FXCTL_TEEN                        RM(FM_FXCTL_TEEN, FB_FXCTL_TEEN)
#define RM_FXCTL_TNLFBYPASS \
	 RM(FM_FXCTL_TNLFBYPASS, FB_FXCTL_TNLFBYPASS)

#define RM_FXCTL_BEEN                        RM(FM_FXCTL_BEEN, FB_FXCTL_BEEN)
#define RM_FXCTL_BNLFBYPASS \
	 RM(FM_FXCTL_BNLFBYPASS, FB_FXCTL_BNLFBYPASS)


/* Register Values */
#define RV_FXCTL_3DEN_ENABLE \
	 RV(FV_FXCTL_3DEN_ENABLE, FB_FXCTL_3DEN)

#define RV_FXCTL_3DEN_DISABLE \
	 RV(FV_FXCTL_3DEN_DISABLE, FB_FXCTL_3DEN)

#define RV_FXCTL_TEEN_ENABLE \
	 RV(FV_FXCTL_TEEN_ENABLE, FB_FXCTL_TEEN)

#define RV_FXCTL_TEEN_DISABLE \
	 RV(FV_FXCTL_TEEN_DISABLE, FB_FXCTL_TEEN)

#define RV_FXCTL_TNLFBYPASS_ENABLE \
	 RV(FV_FXCTL_TNLFBYPASS_ENABLE, FB_FXCTL_TNLFBYPASS)

#define RV_FXCTL_TNLFBYPASS_DISABLE \
	 RV(FV_FXCTL_TNLFBYPASS_DISABLE, FB_FXCTL_TNLFBYPASS)

#define RV_FXCTL_BEEN_ENABLE \
	 RV(FV_FXCTL_BEEN_ENABLE, FB_FXCTL_BEEN)

#define RV_FXCTL_BEEN_DISABLE \
	 RV(FV_FXCTL_BEEN_DISABLE, FB_FXCTL_BEEN)

#define RV_FXCTL_BNLFBYPASS_ENABLE \
	 RV(FV_FXCTL_BNLFBYPASS_ENABLE, FB_FXCTL_BNLFBYPASS)

#define RV_FXCTL_BNLFBYPASS_DISABLE \
	 RV(FV_FXCTL_BNLFBYPASS_DISABLE, FB_FXCTL_BNLFBYPASS)


/*******************************
 *      R_DACCRWRL (0x3A)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRWRL_DACCRWDL                 0

/* Field Masks */
#define FM_DACCRWRL_DACCRWDL                 0XFF

/* Register Masks */
#define RM_DACCRWRL_DACCRWDL \
	 RM(FM_DACCRWRL_DACCRWDL, FB_DACCRWRL_DACCRWDL)


/*******************************
 *      R_DACCRWRM (0x3B)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRWRM_DACCRWDM                 0

/* Field Masks */
#define FM_DACCRWRM_DACCRWDM                 0XFF

/* Register Masks */
#define RM_DACCRWRM_DACCRWDM \
	 RM(FM_DACCRWRM_DACCRWDM, FB_DACCRWRM_DACCRWDM)


/*******************************
 *      R_DACCRWRH (0x3C)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRWRH_DACCRWDH                 0

/* Field Masks */
#define FM_DACCRWRH_DACCRWDH                 0XFF

/* Register Masks */
#define RM_DACCRWRH_DACCRWDH \
	 RM(FM_DACCRWRH_DACCRWDH, FB_DACCRWRH_DACCRWDH)


/*******************************
 *      R_DACCRRDL (0x3D)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRRDL                          0

/* Field Masks */
#define FM_DACCRRDL                          0XFF

/* Register Masks */
#define RM_DACCRRDL                          RM(FM_DACCRRDL, FB_DACCRRDL)

/*******************************
 *      R_DACCRRDM (0x3E)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRRDM                          0

/* Field Masks */
#define FM_DACCRRDM                          0XFF

/* Register Masks */
#define RM_DACCRRDM                          RM(FM_DACCRRDM, FB_DACCRRDM)

/*******************************
 *      R_DACCRRDH (0x3F)      *
 *******************************/

/* Field Offsets */
#define FB_DACCRRDH                          0

/* Field Masks */
#define FM_DACCRRDH                          0XFF

/* Register Masks */
#define RM_DACCRRDH                          RM(FM_DACCRRDH, FB_DACCRRDH)

/********************************
 *      R_DACCRADDR (0x40)      *
 ********************************/

/* Field Offsets */
#define FB_DACCRADDR_DACCRADD                0

/* Field Masks */
#define FM_DACCRADDR_DACCRADD                0XFF

/* Register Masks */
#define RM_DACCRADDR_DACCRADD \
	 RM(FM_DACCRADDR_DACCRADD, FB_DACCRADDR_DACCRADD)


/******************************
 *      R_DCOFSEL (0x41)      *
 ******************************/

/* Field Offsets */
#define FB_DCOFSEL_DC_COEF_SEL               0

/* Field Masks */
#define FM_DCOFSEL_DC_COEF_SEL               0X7

/* Field Values */
#define FV_DCOFSEL_DC_COEF_SEL_2_N8          0x0
#define FV_DCOFSEL_DC_COEF_SEL_2_N9          0x1
#define FV_DCOFSEL_DC_COEF_SEL_2_N10         0x2
#define FV_DCOFSEL_DC_COEF_SEL_2_N11         0x3
#define FV_DCOFSEL_DC_COEF_SEL_2_N12         0x4
#define FV_DCOFSEL_DC_COEF_SEL_2_N13         0x5
#define FV_DCOFSEL_DC_COEF_SEL_2_N14         0x6
#define FV_DCOFSEL_DC_COEF_SEL_2_N15         0x7

/* Register Masks */
#define RM_DCOFSEL_DC_COEF_SEL \
	 RM(FM_DCOFSEL_DC_COEF_SEL, FB_DCOFSEL_DC_COEF_SEL)


/* Register Values */
#define RV_DCOFSEL_DC_COEF_SEL_2_N8 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N8, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N9 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N9, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N10 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N10, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N11 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N11, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N12 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N12, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N13 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N13, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N14 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N14, FB_DCOFSEL_DC_COEF_SEL)

#define RV_DCOFSEL_DC_COEF_SEL_2_N15 \
	 RV(FV_DCOFSEL_DC_COEF_SEL_2_N15, FB_DCOFSEL_DC_COEF_SEL)


/******************************
 *      R_PLLCTL9 (0x4E)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTL9_REFDIV_PLL1               0

/* Field Masks */
#define FM_PLLCTL9_REFDIV_PLL1               0XFF

/* Register Masks */
#define RM_PLLCTL9_REFDIV_PLL1 \
	 RM(FM_PLLCTL9_REFDIV_PLL1, FB_PLLCTL9_REFDIV_PLL1)


/******************************
 *      R_PLLCTLA (0x4F)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLA_OUTDIV_PLL1               0

/* Field Masks */
#define FM_PLLCTLA_OUTDIV_PLL1               0XFF

/* Register Masks */
#define RM_PLLCTLA_OUTDIV_PLL1 \
	 RM(FM_PLLCTLA_OUTDIV_PLL1, FB_PLLCTLA_OUTDIV_PLL1)


/******************************
 *      R_PLLCTLB (0x50)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLB_FBDIV_PLL1L               0

/* Field Masks */
#define FM_PLLCTLB_FBDIV_PLL1L               0XFF

/* Register Masks */
#define RM_PLLCTLB_FBDIV_PLL1L \
	 RM(FM_PLLCTLB_FBDIV_PLL1L, FB_PLLCTLB_FBDIV_PLL1L)


/******************************
 *      R_PLLCTLC (0x51)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLC_FBDIV_PLL1H               0

/* Field Masks */
#define FM_PLLCTLC_FBDIV_PLL1H               0X7

/* Register Masks */
#define RM_PLLCTLC_FBDIV_PLL1H \
	 RM(FM_PLLCTLC_FBDIV_PLL1H, FB_PLLCTLC_FBDIV_PLL1H)


/******************************
 *      R_PLLCTLD (0x52)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLD_RZ_PLL1                   3
#define FB_PLLCTLD_CP_PLL1                   0

/* Field Masks */
#define FM_PLLCTLD_RZ_PLL1                   0X7
#define FM_PLLCTLD_CP_PLL1                   0X7

/* Register Masks */
#define RM_PLLCTLD_RZ_PLL1 \
	 RM(FM_PLLCTLD_RZ_PLL1, FB_PLLCTLD_RZ_PLL1)

#define RM_PLLCTLD_CP_PLL1 \
	 RM(FM_PLLCTLD_CP_PLL1, FB_PLLCTLD_CP_PLL1)


/******************************
 *      R_PLLCTLE (0x53)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLE_REFDIV_PLL2               0

/* Field Masks */
#define FM_PLLCTLE_REFDIV_PLL2               0XFF

/* Register Masks */
#define RM_PLLCTLE_REFDIV_PLL2 \
	 RM(FM_PLLCTLE_REFDIV_PLL2, FB_PLLCTLE_REFDIV_PLL2)


/******************************
 *      R_PLLCTLF (0x54)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTLF_OUTDIV_PLL2               0

/* Field Masks */
#define FM_PLLCTLF_OUTDIV_PLL2               0XFF

/* Register Masks */
#define RM_PLLCTLF_OUTDIV_PLL2 \
	 RM(FM_PLLCTLF_OUTDIV_PLL2, FB_PLLCTLF_OUTDIV_PLL2)


/*******************************
 *      R_PLLCTL10 (0x55)      *
 *******************************/

/* Field Offsets */
#define FB_PLLCTL10_FBDIV_PLL2L              0

/* Field Masks */
#define FM_PLLCTL10_FBDIV_PLL2L              0XFF

/* Register Masks */
#define RM_PLLCTL10_FBDIV_PLL2L \
	 RM(FM_PLLCTL10_FBDIV_PLL2L, FB_PLLCTL10_FBDIV_PLL2L)


/*******************************
 *      R_PLLCTL11 (0x56)      *
 *******************************/

/* Field Offsets */
#define FB_PLLCTL11_FBDIV_PLL2H              0

/* Field Masks */
#define FM_PLLCTL11_FBDIV_PLL2H              0X7

/* Register Masks */
#define RM_PLLCTL11_FBDIV_PLL2H \
	 RM(FM_PLLCTL11_FBDIV_PLL2H, FB_PLLCTL11_FBDIV_PLL2H)


/*******************************
 *      R_PLLCTL12 (0x57)      *
 *******************************/

/* Field Offsets */
#define FB_PLLCTL12_RZ_PLL2                  3
#define FB_PLLCTL12_CP_PLL2                  0

/* Field Masks */
#define FM_PLLCTL12_RZ_PLL2                  0X7
#define FM_PLLCTL12_CP_PLL2                  0X7

/* Register Masks */
#define RM_PLLCTL12_RZ_PLL2 \
	 RM(FM_PLLCTL12_RZ_PLL2, FB_PLLCTL12_RZ_PLL2)

#define RM_PLLCTL12_CP_PLL2 \
	 RM(FM_PLLCTL12_CP_PLL2, FB_PLLCTL12_CP_PLL2)


/*******************************
 *      R_PLLCTL1B (0x60)      *
 *******************************/

/* Field Offsets */
#define FB_PLLCTL1B_VCOI_PLL2                4
#define FB_PLLCTL1B_VCOI_PLL1                2

/* Field Masks */
#define FM_PLLCTL1B_VCOI_PLL2                0X3
#define FM_PLLCTL1B_VCOI_PLL1                0X3

/* Register Masks */
#define RM_PLLCTL1B_VCOI_PLL2 \
	 RM(FM_PLLCTL1B_VCOI_PLL2, FB_PLLCTL1B_VCOI_PLL2)

#define RM_PLLCTL1B_VCOI_PLL1 \
	 RM(FM_PLLCTL1B_VCOI_PLL1, FB_PLLCTL1B_VCOI_PLL1)


/*******************************
 *      R_PLLCTL1C (0x61)      *
 *******************************/

/* Field Offsets */
#define FB_PLLCTL1C_PDB_PLL2                 2
#define FB_PLLCTL1C_PDB_PLL1                 1

/* Field Masks */
#define FM_PLLCTL1C_PDB_PLL2                 0X1
#define FM_PLLCTL1C_PDB_PLL1                 0X1

/* Field Values */
#define FV_PLLCTL1C_PDB_PLL2_ENABLE          0x1
#define FV_PLLCTL1C_PDB_PLL2_DISABLE         0x0
#define FV_PLLCTL1C_PDB_PLL1_ENABLE          0x1
#define FV_PLLCTL1C_PDB_PLL1_DISABLE         0x0

/* Register Masks */
#define RM_PLLCTL1C_PDB_PLL2 \
	 RM(FM_PLLCTL1C_PDB_PLL2, FB_PLLCTL1C_PDB_PLL2)

#define RM_PLLCTL1C_PDB_PLL1 \
	 RM(FM_PLLCTL1C_PDB_PLL1, FB_PLLCTL1C_PDB_PLL1)


/* Register Values */
#define RV_PLLCTL1C_PDB_PLL2_ENABLE \
	 RV(FV_PLLCTL1C_PDB_PLL2_ENABLE, FB_PLLCTL1C_PDB_PLL2)

#define RV_PLLCTL1C_PDB_PLL2_DISABLE \
	 RV(FV_PLLCTL1C_PDB_PLL2_DISABLE, FB_PLLCTL1C_PDB_PLL2)

#define RV_PLLCTL1C_PDB_PLL1_ENABLE \
	 RV(FV_PLLCTL1C_PDB_PLL1_ENABLE, FB_PLLCTL1C_PDB_PLL1)

#define RV_PLLCTL1C_PDB_PLL1_DISABLE \
	 RV(FV_PLLCTL1C_PDB_PLL1_DISABLE, FB_PLLCTL1C_PDB_PLL1)


/*******************************
 *      R_TIMEBASE (0x77)      *
 *******************************/

/* Field Offsets */
#define FB_TIMEBASE_DIVIDER                  0

/* Field Masks */
#define FM_TIMEBASE_DIVIDER                  0XFF

/* Register Masks */
#define RM_TIMEBASE_DIVIDER \
	 RM(FM_TIMEBASE_DIVIDER, FB_TIMEBASE_DIVIDER)


/*****************************
 *      R_DEVIDL (0x7D)      *
 *****************************/

/* Field Offsets */
#define FB_DEVIDL_DIDL                       0

/* Field Masks */
#define FM_DEVIDL_DIDL                       0XFF

/* Register Masks */
#define RM_DEVIDL_DIDL                       RM(FM_DEVIDL_DIDL, FB_DEVIDL_DIDL)

/*****************************
 *      R_DEVIDH (0x7E)      *
 *****************************/

/* Field Offsets */
#define FB_DEVIDH_DIDH                       0

/* Field Masks */
#define FM_DEVIDH_DIDH                       0XFF

/* Register Masks */
#define RM_DEVIDH_DIDH                       RM(FM_DEVIDH_DIDH, FB_DEVIDH_DIDH)

/****************************
 *      R_RESET (0x80)      *
 ****************************/

/* Field Offsets */
#define FB_RESET                             0

/* Field Masks */
#define FM_RESET                             0XFF

/* Field Values */
#define FV_RESET_ENABLE                      0x85

/* Register Masks */
#define RM_RESET                             RM(FM_RESET, FB_RESET)

/* Register Values */
#define RV_RESET_ENABLE                      RV(FV_RESET_ENABLE, FB_RESET)

/********************************
 *      R_DACCRSTAT (0x8A)      *
 ********************************/

/* Field Offsets */
#define FB_DACCRSTAT_DACCR_BUSY              7

/* Field Masks */
#define FM_DACCRSTAT_DACCR_BUSY              0X1

/* Register Masks */
#define RM_DACCRSTAT_DACCR_BUSY \
	 RM(FM_DACCRSTAT_DACCR_BUSY, FB_DACCRSTAT_DACCR_BUSY)


/******************************
 *      R_PLLCTL0 (0x8E)      *
 ******************************/

/* Field Offsets */
#define FB_PLLCTL0_PLL2_LOCK                 1
#define FB_PLLCTL0_PLL1_LOCK                 0

/* Field Masks */
#define FM_PLLCTL0_PLL2_LOCK                 0X1
#define FM_PLLCTL0_PLL1_LOCK                 0X1

/* Register Masks */
#define RM_PLLCTL0_PLL2_LOCK \
	 RM(FM_PLLCTL0_PLL2_LOCK, FB_PLLCTL0_PLL2_LOCK)

#define RM_PLLCTL0_PLL1_LOCK \
	 RM(FM_PLLCTL0_PLL1_LOCK, FB_PLLCTL0_PLL1_LOCK)


/********************************
 *      R_PLLREFSEL (0x8F)      *
 ********************************/

/* Field Offsets */
#define FB_PLLREFSEL_PLL2_REF_SEL            4
#define FB_PLLREFSEL_PLL1_REF_SEL            0

/* Field Masks */
#define FM_PLLREFSEL_PLL2_REF_SEL            0X7
#define FM_PLLREFSEL_PLL1_REF_SEL            0X7

/* Field Values */
#define FV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1 0x0
#define FV_PLLREFSEL_PLL2_REF_SEL_MCLK2      0x1
#define FV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1 0x0
#define FV_PLLREFSEL_PLL1_REF_SEL_MCLK2      0x1

/* Register Masks */
#define RM_PLLREFSEL_PLL2_REF_SEL \
	 RM(FM_PLLREFSEL_PLL2_REF_SEL, FB_PLLREFSEL_PLL2_REF_SEL)

#define RM_PLLREFSEL_PLL1_REF_SEL \
	 RM(FM_PLLREFSEL_PLL1_REF_SEL, FB_PLLREFSEL_PLL1_REF_SEL)


/* Register Values */
#define RV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1 \
	 RV(FV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1, FB_PLLREFSEL_PLL2_REF_SEL)

#define RV_PLLREFSEL_PLL2_REF_SEL_MCLK2 \
	 RV(FV_PLLREFSEL_PLL2_REF_SEL_MCLK2, FB_PLLREFSEL_PLL2_REF_SEL)

#define RV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1 \
	 RV(FV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1, FB_PLLREFSEL_PLL1_REF_SEL)

#define RV_PLLREFSEL_PLL1_REF_SEL_MCLK2 \
	 RV(FV_PLLREFSEL_PLL1_REF_SEL_MCLK2, FB_PLLREFSEL_PLL1_REF_SEL)


/*******************************
 *      R_DACMBCEN (0xC7)      *
 *******************************/

/* Field Offsets */
#define FB_DACMBCEN_MBCEN3                   2
#define FB_DACMBCEN_MBCEN2                   1
#define FB_DACMBCEN_MBCEN1                   0

/* Field Masks */
#define FM_DACMBCEN_MBCEN3                   0X1
#define FM_DACMBCEN_MBCEN2                   0X1
#define FM_DACMBCEN_MBCEN1                   0X1

/* Register Masks */
#define RM_DACMBCEN_MBCEN3 \
	 RM(FM_DACMBCEN_MBCEN3, FB_DACMBCEN_MBCEN3)

#define RM_DACMBCEN_MBCEN2 \
	 RM(FM_DACMBCEN_MBCEN2, FB_DACMBCEN_MBCEN2)

#define RM_DACMBCEN_MBCEN1 \
	 RM(FM_DACMBCEN_MBCEN1, FB_DACMBCEN_MBCEN1)


/********************************
 *      R_DACMBCCTL (0xC8)      *
 ********************************/

/* Field Offsets */
#define FB_DACMBCCTL_LVLMODE3                5
#define FB_DACMBCCTL_WINSEL3                 4
#define FB_DACMBCCTL_LVLMODE2                3
#define FB_DACMBCCTL_WINSEL2                 2
#define FB_DACMBCCTL_LVLMODE1                1
#define FB_DACMBCCTL_WINSEL1                 0

/* Field Masks */
#define FM_DACMBCCTL_LVLMODE3                0X1
#define FM_DACMBCCTL_WINSEL3                 0X1
#define FM_DACMBCCTL_LVLMODE2                0X1
#define FM_DACMBCCTL_WINSEL2                 0X1
#define FM_DACMBCCTL_LVLMODE1                0X1
#define FM_DACMBCCTL_WINSEL1                 0X1

/* Register Masks */
#define RM_DACMBCCTL_LVLMODE3 \
	 RM(FM_DACMBCCTL_LVLMODE3, FB_DACMBCCTL_LVLMODE3)

#define RM_DACMBCCTL_WINSEL3 \
	 RM(FM_DACMBCCTL_WINSEL3, FB_DACMBCCTL_WINSEL3)

#define RM_DACMBCCTL_LVLMODE2 \
	 RM(FM_DACMBCCTL_LVLMODE2, FB_DACMBCCTL_LVLMODE2)

#define RM_DACMBCCTL_WINSEL2 \
	 RM(FM_DACMBCCTL_WINSEL2, FB_DACMBCCTL_WINSEL2)

#define RM_DACMBCCTL_LVLMODE1 \
	 RM(FM_DACMBCCTL_LVLMODE1, FB_DACMBCCTL_LVLMODE1)

#define RM_DACMBCCTL_WINSEL1 \
	 RM(FM_DACMBCCTL_WINSEL1, FB_DACMBCCTL_WINSEL1)


/*********************************
 *      R_DACMBCMUG1 (0xC9)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCMUG1_PHASE                  5
#define FB_DACMBCMUG1_MUGAIN                 0

/* Field Masks */
#define FM_DACMBCMUG1_PHASE                  0X1
#define FM_DACMBCMUG1_MUGAIN                 0X1F

/* Register Masks */
#define RM_DACMBCMUG1_PHASE \
	 RM(FM_DACMBCMUG1_PHASE, FB_DACMBCMUG1_PHASE)

#define RM_DACMBCMUG1_MUGAIN \
	 RM(FM_DACMBCMUG1_MUGAIN, FB_DACMBCMUG1_MUGAIN)


/*********************************
 *      R_DACMBCTHR1 (0xCA)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCTHR1_THRESH                 0

/* Field Masks */
#define FM_DACMBCTHR1_THRESH                 0XFF

/* Register Masks */
#define RM_DACMBCTHR1_THRESH \
	 RM(FM_DACMBCTHR1_THRESH, FB_DACMBCTHR1_THRESH)


/*********************************
 *      R_DACMBCRAT1 (0xCB)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCRAT1_RATIO                  0

/* Field Masks */
#define FM_DACMBCRAT1_RATIO                  0X1F

/* Register Masks */
#define RM_DACMBCRAT1_RATIO \
	 RM(FM_DACMBCRAT1_RATIO, FB_DACMBCRAT1_RATIO)


/**********************************
 *      R_DACMBCATK1L (0xCC)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK1L_TCATKL                0

/* Field Masks */
#define FM_DACMBCATK1L_TCATKL                0XFF

/* Register Masks */
#define RM_DACMBCATK1L_TCATKL \
	 RM(FM_DACMBCATK1L_TCATKL, FB_DACMBCATK1L_TCATKL)


/**********************************
 *      R_DACMBCATK1H (0xCD)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK1H_TCATKH                0

/* Field Masks */
#define FM_DACMBCATK1H_TCATKH                0XFF

/* Register Masks */
#define RM_DACMBCATK1H_TCATKH \
	 RM(FM_DACMBCATK1H_TCATKH, FB_DACMBCATK1H_TCATKH)


/**********************************
 *      R_DACMBCREL1L (0xCE)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL1L_TCRELL                0

/* Field Masks */
#define FM_DACMBCREL1L_TCRELL                0XFF

/* Register Masks */
#define RM_DACMBCREL1L_TCRELL \
	 RM(FM_DACMBCREL1L_TCRELL, FB_DACMBCREL1L_TCRELL)


/**********************************
 *      R_DACMBCREL1H (0xCF)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL1H_TCRELH                0

/* Field Masks */
#define FM_DACMBCREL1H_TCRELH                0XFF

/* Register Masks */
#define RM_DACMBCREL1H_TCRELH \
	 RM(FM_DACMBCREL1H_TCRELH, FB_DACMBCREL1H_TCRELH)


/*********************************
 *      R_DACMBCMUG2 (0xD0)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCMUG2_PHASE                  5
#define FB_DACMBCMUG2_MUGAIN                 0

/* Field Masks */
#define FM_DACMBCMUG2_PHASE                  0X1
#define FM_DACMBCMUG2_MUGAIN                 0X1F

/* Register Masks */
#define RM_DACMBCMUG2_PHASE \
	 RM(FM_DACMBCMUG2_PHASE, FB_DACMBCMUG2_PHASE)

#define RM_DACMBCMUG2_MUGAIN \
	 RM(FM_DACMBCMUG2_MUGAIN, FB_DACMBCMUG2_MUGAIN)


/*********************************
 *      R_DACMBCTHR2 (0xD1)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCTHR2_THRESH                 0

/* Field Masks */
#define FM_DACMBCTHR2_THRESH                 0XFF

/* Register Masks */
#define RM_DACMBCTHR2_THRESH \
	 RM(FM_DACMBCTHR2_THRESH, FB_DACMBCTHR2_THRESH)


/*********************************
 *      R_DACMBCRAT2 (0xD2)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCRAT2_RATIO                  0

/* Field Masks */
#define FM_DACMBCRAT2_RATIO                  0X1F

/* Register Masks */
#define RM_DACMBCRAT2_RATIO \
	 RM(FM_DACMBCRAT2_RATIO, FB_DACMBCRAT2_RATIO)


/**********************************
 *      R_DACMBCATK2L (0xD3)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK2L_TCATKL                0

/* Field Masks */
#define FM_DACMBCATK2L_TCATKL                0XFF

/* Register Masks */
#define RM_DACMBCATK2L_TCATKL \
	 RM(FM_DACMBCATK2L_TCATKL, FB_DACMBCATK2L_TCATKL)


/**********************************
 *      R_DACMBCATK2H (0xD4)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK2H_TCATKH                0

/* Field Masks */
#define FM_DACMBCATK2H_TCATKH                0XFF

/* Register Masks */
#define RM_DACMBCATK2H_TCATKH \
	 RM(FM_DACMBCATK2H_TCATKH, FB_DACMBCATK2H_TCATKH)


/**********************************
 *      R_DACMBCREL2L (0xD5)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL2L_TCRELL                0

/* Field Masks */
#define FM_DACMBCREL2L_TCRELL                0XFF

/* Register Masks */
#define RM_DACMBCREL2L_TCRELL \
	 RM(FM_DACMBCREL2L_TCRELL, FB_DACMBCREL2L_TCRELL)


/**********************************
 *      R_DACMBCREL2H (0xD6)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL2H_TCRELH                0

/* Field Masks */
#define FM_DACMBCREL2H_TCRELH                0XFF

/* Register Masks */
#define RM_DACMBCREL2H_TCRELH \
	 RM(FM_DACMBCREL2H_TCRELH, FB_DACMBCREL2H_TCRELH)


/*********************************
 *      R_DACMBCMUG3 (0xD7)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCMUG3_PHASE                  5
#define FB_DACMBCMUG3_MUGAIN                 0

/* Field Masks */
#define FM_DACMBCMUG3_PHASE                  0X1
#define FM_DACMBCMUG3_MUGAIN                 0X1F

/* Register Masks */
#define RM_DACMBCMUG3_PHASE \
	 RM(FM_DACMBCMUG3_PHASE, FB_DACMBCMUG3_PHASE)

#define RM_DACMBCMUG3_MUGAIN \
	 RM(FM_DACMBCMUG3_MUGAIN, FB_DACMBCMUG3_MUGAIN)


/*********************************
 *      R_DACMBCTHR3 (0xD8)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCTHR3_THRESH                 0

/* Field Masks */
#define FM_DACMBCTHR3_THRESH                 0XFF

/* Register Masks */
#define RM_DACMBCTHR3_THRESH \
	 RM(FM_DACMBCTHR3_THRESH, FB_DACMBCTHR3_THRESH)


/*********************************
 *      R_DACMBCRAT3 (0xD9)      *
 *********************************/

/* Field Offsets */
#define FB_DACMBCRAT3_RATIO                  0

/* Field Masks */
#define FM_DACMBCRAT3_RATIO                  0X1F

/* Register Masks */
#define RM_DACMBCRAT3_RATIO \
	 RM(FM_DACMBCRAT3_RATIO, FB_DACMBCRAT3_RATIO)


/**********************************
 *      R_DACMBCATK3L (0xDA)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK3L_TCATKL                0

/* Field Masks */
#define FM_DACMBCATK3L_TCATKL                0XFF

/* Register Masks */
#define RM_DACMBCATK3L_TCATKL \
	 RM(FM_DACMBCATK3L_TCATKL, FB_DACMBCATK3L_TCATKL)


/**********************************
 *      R_DACMBCATK3H (0xDB)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCATK3H_TCATKH                0

/* Field Masks */
#define FM_DACMBCATK3H_TCATKH                0XFF

/* Register Masks */
#define RM_DACMBCATK3H_TCATKH \
	 RM(FM_DACMBCATK3H_TCATKH, FB_DACMBCATK3H_TCATKH)


/**********************************
 *      R_DACMBCREL3L (0xDC)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL3L_TCRELL                0

/* Field Masks */
#define FM_DACMBCREL3L_TCRELL                0XFF

/* Register Masks */
#define RM_DACMBCREL3L_TCRELL \
	 RM(FM_DACMBCREL3L_TCRELL, FB_DACMBCREL3L_TCRELL)


/**********************************
 *      R_DACMBCREL3H (0xDD)      *
 **********************************/

/* Field Offsets */
#define FB_DACMBCREL3H_TCRELH                0

/* Field Masks */
#define FM_DACMBCREL3H_TCRELH                0XFF

/* Register Masks */
#define RM_DACMBCREL3H_TCRELH \
	 RM(FM_DACMBCREL3H_TCRELH, FB_DACMBCREL3H_TCRELH)


#endif /* __WOOKIE_H__ */