summaryrefslogtreecommitdiff
path: root/tools/perf/pmu-events/arch/x86/bonnell/frontend.json
blob: ef69540ab61dbbce28e0623ca9b6c068c909d43c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
[
    {
        "EventCode": "0x80",
        "Counter": "0,1",
        "UMask": "0x3",
        "EventName": "ICACHE.ACCESSES",
        "SampleAfterValue": "200000",
        "BriefDescription": "Instruction fetches."
    },
    {
        "EventCode": "0x80",
        "Counter": "0,1",
        "UMask": "0x1",
        "EventName": "ICACHE.HIT",
        "SampleAfterValue": "200000",
        "BriefDescription": "Icache hit"
    },
    {
        "EventCode": "0x80",
        "Counter": "0,1",
        "UMask": "0x2",
        "EventName": "ICACHE.MISSES",
        "SampleAfterValue": "200000",
        "BriefDescription": "Icache miss"
    },
    {
        "EventCode": "0x86",
        "Counter": "0,1",
        "UMask": "0x1",
        "EventName": "CYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED",
        "SampleAfterValue": "2000000",
        "BriefDescription": "Cycles during which instruction fetches are  stalled."
    },
    {
        "EventCode": "0x87",
        "Counter": "0,1",
        "UMask": "0x1",
        "EventName": "DECODE_STALL.PFB_EMPTY",
        "SampleAfterValue": "2000000",
        "BriefDescription": "Decode stall due to PFB empty"
    },
    {
        "EventCode": "0x87",
        "Counter": "0,1",
        "UMask": "0x2",
        "EventName": "DECODE_STALL.IQ_FULL",
        "SampleAfterValue": "2000000",
        "BriefDescription": "Decode stall due to IQ full"
    },
    {
        "EventCode": "0xAA",
        "Counter": "0,1",
        "UMask": "0x1",
        "EventName": "MACRO_INSTS.NON_CISC_DECODED",
        "SampleAfterValue": "2000000",
        "BriefDescription": "Non-CISC nacro instructions decoded"
    },
    {
        "EventCode": "0xAA",
        "Counter": "0,1",
        "UMask": "0x2",
        "EventName": "MACRO_INSTS.CISC_DECODED",
        "SampleAfterValue": "2000000",
        "BriefDescription": "CISC macro instructions decoded"
    },
    {
        "EventCode": "0xAA",
        "Counter": "0,1",
        "UMask": "0x3",
        "EventName": "MACRO_INSTS.ALL_DECODED",
        "SampleAfterValue": "2000000",
        "BriefDescription": "All Instructions decoded"
    },
    {
        "EventCode": "0xA9",
        "Counter": "0,1",
        "UMask": "0x1",
        "EventName": "UOPS.MS_CYCLES",
        "SampleAfterValue": "2000000",
        "BriefDescription": "This event counts the cycles where 1 or more uops are issued by the micro-sequencer (MS), including microcode assists and inserted flows, and written to the IQ.",
        "CounterMask": "1"
    }
]