summaryrefslogtreecommitdiff
path: root/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/riscv/boot/dts/renesas/r9a07g043f.dtsi')
-rw-r--r--arch/riscv/boot/dts/renesas/r9a07g043f.dtsi3
1 files changed, 2 insertions, 1 deletions
diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
index e0ddf8f602c7..a8bcb26f4270 100644
--- a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
+++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi
@@ -143,7 +143,8 @@
};
l2cache: cache-controller@13400000 {
- compatible = "andestech,ax45mp-cache", "cache";
+ compatible = "renesas,r9a07g043f-ax45mp-cache", "andestech,ax45mp-cache",
+ "cache";
reg = <0x0 0x13400000 0x0 0x100000>;
interrupts = <SOC_PERIPHERAL_IRQ(476) IRQ_TYPE_LEVEL_HIGH>;
cache-size = <0x40000>;