summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_gvt_mmio_table.c
AgeCommit message (Expand)Author
2025-06-09drm/i915: split out display register macros to a separate fileJani Nikula
2025-06-04drm/i915/sbi: split out intel_sbi_regs.hJani Nikula
2025-05-27drm/i915: stop including display/intel_display_{core, limits}.h from i915_drv.hJani Nikula
2025-04-25drm/i915/vga: Extract intel_vga_regs.hVille Syrjälä
2025-02-27drm/i915/pfit: split out intel_pfit_regs.hJani Nikula
2025-01-23drm/i915: fix typos in drm/i915 filesNitin Gote
2024-12-16drm/i915: split out i9xx_wm_regs.hJani Nikula
2024-12-11Merge drm/drm-next into drm-intel-nextRodrigo Vivi
2024-12-02module: Convert symbol namespace to string literalPeter Zijlstra
2024-11-11drm/i915/crt: Extract intel_crt_regs.hVille Syrjälä
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_N2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_M2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_N1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_LINK_M1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_N2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_M2Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_N1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_DATA_M1Jani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_FLIPCOUNT_G4XJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_FRMCOUNT_G4XJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPESTATJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPEDSLJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANSCONFJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_MULTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPESRCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to BCLRPATJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VTOTALJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HTOTALJani Nikula
2024-05-31drm/i915/gvt: use proper macros for DP AUX CH CTL registersJani Nikula
2024-05-28drm/i915: pass dev_priv explicitly to HSW_TVIDEO_DIP_GCPJani Nikula
2024-05-28drm/i915: pass dev_priv explicitly to HSW_TVIDEO_DIP_CTLJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPSURFLIVEJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPOFFSETJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPSURFJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPSIZEJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPPOSJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPSTRIDEJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPADDRJani Nikula
2024-05-24drm/i915: pass dev_priv explicitly to DSPCNTRJani Nikula
2024-05-22drm/i915: Extract i9xx_plane_regs.hVille Syrjälä
2024-05-16drm/i915: pass dev_priv explicitly to CUR_FBC_CTLJani Nikula
2024-05-16drm/i915: pass dev_priv explicitly to CURPOSJani Nikula
2024-05-16drm/i915: pass dev_priv explicitly to CURBASEJani Nikula
2024-05-16drm/i915: pass dev_priv explicitly to CURCNTRJani Nikula
2024-05-15drm/i915/gvt: Use PLANE_CTL and PLANE_SURF definesVille Syrjälä
generated by cgit (git 2.34.1) at 2025-08-04 09:49:12 +0000