1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2024 NXP
*
* Richard Zhu <hongxing.zhu@nxp.com>
*/
#include <dt-bindings/phy/phy.h>
hsio_axi_clk: clock-hsio-axi {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <400000000>;
clock-output-names = "hsio_axi_clk";
};
hsio_per_clk: clock-hsio-per {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <133333333>;
clock-output-names = "hsio_per_clk";
};
hsio_refa_clk: clock-hsio-refa {
compatible = "gpio-gate-clock";
clocks = <&xtal100m>;
#clock-cells = <0>;
enable-gpios = <&lsio_gpio4 27 GPIO_ACTIVE_LOW>;
};
hsio_refb_clk: clock-hsio-refb {
compatible = "gpio-gate-clock";
clocks = <&xtal100m>;
#clock-cells = <0>;
enable-gpios = <&lsio_gpio4 1 GPIO_ACTIVE_LOW>;
};
xtal100m: clock-xtal100m {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <100000000>;
clock-output-names = "xtal_100MHz";
};
hsio_subsys: bus@5f000000 {
compatible = "simple-bus";
ranges = <0x5f000000 0x0 0x5f000000 0x01000000>,
<0x80000000 0x0 0x70000000 0x10000000>;
#address-cells = <1>;
#size-cells = <1>;
dma-ranges = <0x80000000 0 0x80000000 0x80000000>;
pcieb: pcie@5f010000 {
compatible = "fsl,imx8q-pcie";
reg = <0x5f010000 0x10000>,
<0x8ff00000 0x80000>;
reg-names = "dbi", "config";
ranges = <0x81000000 0 0x00000000 0x8ff80000 0 0x00010000>,
<0x82000000 0 0x80000000 0x80000000 0 0x0ff00000>;
#interrupt-cells = <1>;
interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "msi", "dma";
#address-cells = <3>;
#size-cells = <2>;
clocks = <&pcieb_lpcg IMX_LPCG_CLK_6>,
<&pcieb_lpcg IMX_LPCG_CLK_4>,
<&pcieb_lpcg IMX_LPCG_CLK_5>;
clock-names = "dbi", "mstr", "slv";
bus-range = <0x00 0xff>;
device_type = "pci";
interrupt-map = <0 0 0 1 &gic 0 105 4>,
<0 0 0 2 &gic 0 106 4>,
<0 0 0 3 &gic 0 107 4>,
<0 0 0 4 &gic 0 108 4>;
interrupt-map-mask = <0 0 0 0x7>;
num-lanes = <1>;
num-viewport = <4>;
power-domains = <&pd IMX_SC_R_PCIE_B>;
fsl,max-link-speed = <3>;
status = "disabled";
};
pcieb_ep: pcie-ep@5f010000 {
compatible = "fsl,imx8q-pcie-ep";
reg = <0x5f010000 0x00010000>,
<0x80000000 0x10000000>;
reg-names = "dbi", "addr_space";
num-lanes = <1>;
interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "dma";
clocks = <&pcieb_lpcg IMX_LPCG_CLK_6>,
<&pcieb_lpcg IMX_LPCG_CLK_4>,
<&pcieb_lpcg IMX_LPCG_CLK_5>;
clock-names = "dbi", "mstr", "slv";
power-domains = <&pd IMX_SC_R_PCIE_B>;
fsl,max-link-speed = <3>;
num-ib-windows = <6>;
num-ob-windows = <6>;
status = "disabled";
};
pcieb_lpcg: clock-controller@5f060000 {
compatible = "fsl,imx8qxp-lpcg";
reg = <0x5f060000 0x10000>;
clocks = <&hsio_axi_clk>, <&hsio_axi_clk>, <&hsio_axi_clk>;
#clock-cells = <1>;
clock-indices = <IMX_LPCG_CLK_4>, <IMX_LPCG_CLK_5>, <IMX_LPCG_CLK_6>;
clock-output-names = "hsio_pcieb_mstr_axi_clk",
"hsio_pcieb_slv_axi_clk",
"hsio_pcieb_dbi_axi_clk";
power-domains = <&pd IMX_SC_R_PCIE_B>;
};
phyx1_crr1_lpcg: clock-controller@5f0b0000 {
compatible = "fsl,imx8qxp-lpcg";
reg = <0x5f0b0000 0x10000>;
clocks = <&hsio_per_clk>;
#clock-cells = <1>;
clock-indices = <IMX_LPCG_CLK_4>;
clock-output-names = "hsio_phyx1_per_clk";
power-domains = <&pd IMX_SC_R_SERDES_1>;
};
pcieb_crr3_lpcg: clock-controller@5f0d0000 {
compatible = "fsl,imx8qxp-lpcg";
reg = <0x5f0d0000 0x10000>;
clocks = <&hsio_per_clk>;
#clock-cells = <1>;
clock-indices = <IMX_LPCG_CLK_4>;
clock-output-names = "hsio_pcieb_per_clk";
power-domains = <&pd IMX_SC_R_PCIE_B>;
};
misc_crr5_lpcg: clock-controller@5f0f0000 {
compatible = "fsl,imx8qxp-lpcg";
reg = <0x5f0f0000 0x10000>;
clocks = <&hsio_per_clk>;
#clock-cells = <1>;
clock-indices = <IMX_LPCG_CLK_4>;
clock-output-names = "hsio_misc_per_clk";
power-domains = <&pd IMX_SC_R_HSIO_GPIO>;
};
};
|
