summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_sbi.c
blob: dfcff924f0ed5123f44d974d290a7dea46d76b71 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
// SPDX-License-Identifier: MIT
/*
 * Copyright © 2013-2021 Intel Corporation
 *
 * LPT/WPT IOSF sideband.
 */

#include <drm/drm_print.h>

#include "intel_de.h"
#include "intel_display_core.h"
#include "intel_sbi.h"
#include "intel_sbi_regs.h"

/* SBI access */
static int intel_sbi_rw(struct intel_display *display, u16 reg,
			enum intel_sbi_destination destination,
			u32 *val, bool is_read)
{
	u32 cmd;

	lockdep_assert_held(&display->sbi.lock);

	if (intel_de_wait_fw(display, SBI_CTL_STAT, SBI_STATUS_MASK, SBI_STATUS_READY, 100, NULL)) {
		drm_err(display->drm, "timeout waiting for SBI to become ready\n");
		return -EBUSY;
	}

	intel_de_write_fw(display, SBI_ADDR, SBI_ADDR_VALUE(reg));
	intel_de_write_fw(display, SBI_DATA, is_read ? 0 : *val);

	if (destination == SBI_ICLK)
		cmd = SBI_CTL_DEST_ICLK | SBI_CTL_OP_CRRD;
	else
		cmd = SBI_CTL_DEST_MPHY | SBI_CTL_OP_IORD;
	if (!is_read)
		cmd |= SBI_CTL_OP_WR;
	intel_de_write_fw(display, SBI_CTL_STAT, cmd | SBI_STATUS_BUSY);

	if (intel_de_wait_fw(display, SBI_CTL_STAT, SBI_STATUS_MASK, SBI_STATUS_READY, 100, &cmd)) {
		drm_err(display->drm, "timeout waiting for SBI to complete read\n");
		return -ETIMEDOUT;
	}

	if (cmd & SBI_RESPONSE_FAIL) {
		drm_err(display->drm, "error during SBI read of reg %x\n", reg);
		return -ENXIO;
	}

	if (is_read)
		*val = intel_de_read_fw(display, SBI_DATA);

	return 0;
}

void intel_sbi_lock(struct intel_display *display)
{
	mutex_lock(&display->sbi.lock);
}

void intel_sbi_unlock(struct intel_display *display)
{
	mutex_unlock(&display->sbi.lock);
}

u32 intel_sbi_read(struct intel_display *display, u16 reg,
		   enum intel_sbi_destination destination)
{
	u32 result = 0;

	intel_sbi_rw(display, reg, destination, &result, true);

	return result;
}

void intel_sbi_write(struct intel_display *display, u16 reg, u32 value,
		     enum intel_sbi_destination destination)
{
	intel_sbi_rw(display, reg, destination, &value, false);
}

void intel_sbi_init(struct intel_display *display)
{
	mutex_init(&display->sbi.lock);
}

void intel_sbi_fini(struct intel_display *display)
{
	mutex_destroy(&display->sbi.lock);
}