1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2024-2025, NVIDIA CORPORATION & AFFILIATES
*
* "Templated C code" for implementing the iommu operations for page tables.
* This is compiled multiple times, over all the page table formats to pick up
* the per-format definitions.
*/
#ifndef __GENERIC_PT_IOMMU_PT_H
#define __GENERIC_PT_IOMMU_PT_H
#include "pt_iter.h"
#include <linux/export.h>
#include <linux/iommu.h>
#include "../iommu-pages.h"
#include <linux/cleanup.h>
#include <linux/dma-mapping.h>
enum {
SW_BIT_CACHE_FLUSH_DONE = 0,
};
static void flush_writes_range(const struct pt_state *pts,
unsigned int start_index, unsigned int end_index)
{
if (pts_feature(pts, PT_FEAT_DMA_INCOHERENT))
iommu_pages_flush_incoherent(
iommu_from_common(pts->range->common)->iommu_device,
pts->table, start_index * PT_ITEM_WORD_SIZE,
(end_index - start_index) * PT_ITEM_WORD_SIZE);
}
static void flush_writes_item(const struct pt_state *pts)
{
if (pts_feature(pts, PT_FEAT_DMA_INCOHERENT))
iommu_pages_flush_incoherent(
iommu_from_common(pts->range->common)->iommu_device,
pts->table, pts->index * PT_ITEM_WORD_SIZE,
PT_ITEM_WORD_SIZE);
}
static void gather_range_pages(struct iommu_iotlb_gather *iotlb_gather,
struct pt_iommu *iommu_table, pt_vaddr_t iova,
pt_vaddr_t len,
struct iommu_pages_list *free_list)
{
struct pt_common *common = common_from_iommu(iommu_table);
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT))
iommu_pages_stop_incoherent_list(free_list,
iommu_table->iommu_device);
if (pt_feature(common, PT_FEAT_FLUSH_RANGE_NO_GAPS) &&
iommu_iotlb_gather_is_disjoint(iotlb_gather, iova, len)) {
iommu_iotlb_sync(&iommu_table->domain, iotlb_gather);
/*
* Note that the sync frees the gather's free list, so we must
* not have any pages on that list that are covered by iova/len
*/
} else if (pt_feature(common, PT_FEAT_FLUSH_RANGE)) {
iommu_iotlb_gather_add_range(iotlb_gather, iova, len);
}
iommu_pages_list_splice(free_list, &iotlb_gather->freelist);
}
#define DOMAIN_NS(op) CONCATENATE(CONCATENATE(pt_iommu_, PTPFX), op)
static int make_range_ul(struct pt_common *common, struct pt_range *range,
unsigned long iova, unsigned long len)
{
unsigned long last;
if (unlikely(len == 0))
return -EINVAL;
if (check_add_overflow(iova, len - 1, &last))
return -EOVERFLOW;
*range = pt_make_range(common, iova, last);
if (sizeof(iova) > sizeof(range->va)) {
if (unlikely(range->va != iova || range->last_va != last))
return -EOVERFLOW;
}
return 0;
}
static __maybe_unused int make_range_u64(struct pt_common *common,
struct pt_range *range, u64 iova,
u64 len)
{
if (unlikely(iova > ULONG_MAX || len > ULONG_MAX))
return -EOVERFLOW;
return make_range_ul(common, range, iova, len);
}
/*
* Some APIs use unsigned long, while othersuse dma_addr_t as the type. Dispatch
* to the correct validation based on the type.
*/
#define make_range_no_check(common, range, iova, len) \
({ \
int ret; \
if (sizeof(iova) > sizeof(unsigned long) || \
sizeof(len) > sizeof(unsigned long)) \
ret = make_range_u64(common, range, iova, len); \
else \
ret = make_range_ul(common, range, iova, len); \
ret; \
})
#define make_range(common, range, iova, len) \
({ \
int ret = make_range_no_check(common, range, iova, len); \
if (!ret) \
ret = pt_check_range(range); \
ret; \
})
static inline unsigned int compute_best_pgsize(struct pt_state *pts,
pt_oaddr_t oa)
{
struct pt_iommu *iommu_table = iommu_from_common(pts->range->common);
if (!pt_can_have_leaf(pts))
return 0;
/*
* The page size is limited by the domain's bitmap. This allows the core
* code to reduce the supported page sizes by changing the bitmap.
*/
return pt_compute_best_pgsize(pt_possible_sizes(pts) &
iommu_table->domain.pgsize_bitmap,
pts->range->va, pts->range->last_va, oa);
}
static __always_inline int __do_iova_to_phys(struct pt_range *range, void *arg,
unsigned int level,
struct pt_table_p *table,
pt_level_fn_t descend_fn)
{
struct pt_state pts = pt_init(range, level, table);
pt_oaddr_t *res = arg;
switch (pt_load_single_entry(&pts)) {
case PT_ENTRY_EMPTY:
return -ENOENT;
case PT_ENTRY_TABLE:
return pt_descend(&pts, arg, descend_fn);
case PT_ENTRY_OA:
*res = pt_entry_oa_exact(&pts);
return 0;
}
return -ENOENT;
}
PT_MAKE_LEVELS(__iova_to_phys, __do_iova_to_phys);
/**
* iova_to_phys() - Return the output address for the given IOVA
* @domain: Table to query
* @iova: IO virtual address to query
*
* Determine the output address from the given IOVA. @iova may have any
* alignment, the returned physical will be adjusted with any sub page offset.
*
* Context: The caller must hold a read range lock that includes @iova.
*
* Return: 0 if there is no translation for the given iova.
*/
phys_addr_t DOMAIN_NS(iova_to_phys)(struct iommu_domain *domain,
dma_addr_t iova)
{
struct pt_iommu *iommu_table =
container_of(domain, struct pt_iommu, domain);
struct pt_range range;
pt_oaddr_t res;
int ret;
ret = make_range(common_from_iommu(iommu_table), &range, iova, 1);
if (ret)
return ret;
ret = pt_walk_range(&range, __iova_to_phys, &res);
/* PHYS_ADDR_MAX would be a better error code */
if (ret)
return 0;
return res;
}
EXPORT_SYMBOL_NS_GPL(DOMAIN_NS(iova_to_phys), "GENERIC_PT_IOMMU");
struct pt_iommu_dirty_args {
struct iommu_dirty_bitmap *dirty;
unsigned int flags;
};
static void record_dirty(struct pt_state *pts,
struct pt_iommu_dirty_args *dirty,
unsigned int num_contig_lg2)
{
pt_vaddr_t dirty_len;
if (num_contig_lg2 != ilog2(1)) {
unsigned int index = pts->index;
unsigned int end_index = log2_set_mod_max_t(
unsigned int, pts->index, num_contig_lg2);
/* Adjust for being contained inside a contiguous page */
end_index = min(end_index, pts->end_index);
dirty_len = (end_index - index) *
log2_to_int(pt_table_item_lg2sz(pts));
} else {
dirty_len = log2_to_int(pt_table_item_lg2sz(pts));
}
if (dirty->dirty->bitmap)
iova_bitmap_set(dirty->dirty->bitmap, pts->range->va,
dirty_len);
if (!(dirty->flags & IOMMU_DIRTY_NO_CLEAR)) {
/*
* No write log required because DMA incoherence and atomic
* dirty tracking bits can't work together
*/
pt_entry_make_write_clean(pts);
iommu_iotlb_gather_add_range(dirty->dirty->gather,
pts->range->va, dirty_len);
}
}
static inline int __read_and_clear_dirty(struct pt_range *range, void *arg,
unsigned int level,
struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_iommu_dirty_args *dirty = arg;
int ret;
for_each_pt_level_entry(&pts) {
if (pts.type == PT_ENTRY_TABLE) {
ret = pt_descend(&pts, arg, __read_and_clear_dirty);
if (ret)
return ret;
continue;
}
if (pts.type == PT_ENTRY_OA && pt_entry_is_write_dirty(&pts))
record_dirty(&pts, dirty,
pt_entry_num_contig_lg2(&pts));
}
return 0;
}
/**
* read_and_clear_dirty() - Manipulate the HW set write dirty state
* @domain: Domain to manipulate
* @iova: IO virtual address to start
* @size: Length of the IOVA
* @flags: A bitmap of IOMMU_DIRTY_NO_CLEAR
* @dirty: Place to store the dirty bits
*
* Iterate over all the entries in the mapped range and record their write dirty
* status in iommu_dirty_bitmap. If IOMMU_DIRTY_NO_CLEAR is not specified then
* the entries will be left dirty, otherwise they are returned to being not
* write dirty.
*
* Context: The caller must hold a read range lock that includes @iova.
*
* Returns: -ERRNO on failure, 0 on success.
*/
int DOMAIN_NS(read_and_clear_dirty)(struct iommu_domain *domain,
unsigned long iova, size_t size,
unsigned long flags,
struct iommu_dirty_bitmap *dirty)
{
struct pt_iommu *iommu_table =
container_of(domain, struct pt_iommu, domain);
struct pt_iommu_dirty_args dirty_args = {
.dirty = dirty,
.flags = flags,
};
struct pt_range range;
int ret;
#if !IS_ENABLED(CONFIG_IOMMUFD_DRIVER) || !defined(pt_entry_is_write_dirty)
return -EOPNOTSUPP;
#endif
ret = make_range(common_from_iommu(iommu_table), &range, iova, size);
if (ret)
return ret;
ret = pt_walk_range(&range, __read_and_clear_dirty, &dirty_args);
PT_WARN_ON(ret);
return ret;
}
EXPORT_SYMBOL_NS_GPL(DOMAIN_NS(read_and_clear_dirty), "GENERIC_PT_IOMMU");
static inline int __set_dirty(struct pt_range *range, void *arg,
unsigned int level, struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
switch (pt_load_single_entry(&pts)) {
case PT_ENTRY_EMPTY:
return -ENOENT;
case PT_ENTRY_TABLE:
return pt_descend(&pts, arg, __set_dirty);
case PT_ENTRY_OA:
if (!pt_entry_make_write_dirty(&pts))
return -EAGAIN;
return 0;
}
return -ENOENT;
}
static int __maybe_unused NS(set_dirty)(struct pt_iommu *iommu_table,
dma_addr_t iova)
{
struct pt_range range;
int ret;
ret = make_range(common_from_iommu(iommu_table), &range, iova, 1);
if (ret)
return ret;
/*
* Note: There is no locking here yet, if the test suite races this it
* can crash. It should use RCU locking eventually.
*/
return pt_walk_range(&range, __set_dirty, NULL);
}
struct pt_iommu_collect_args {
struct iommu_pages_list free_list;
/* Fail if any OAs are within the range */
u8 check_mapped : 1;
};
static int __collect_tables(struct pt_range *range, void *arg,
unsigned int level, struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_iommu_collect_args *collect = arg;
int ret;
if (!collect->check_mapped && !pt_can_have_table(&pts))
return 0;
for_each_pt_level_entry(&pts) {
if (pts.type == PT_ENTRY_TABLE) {
iommu_pages_list_add(&collect->free_list, pts.table_lower);
ret = pt_descend(&pts, arg, __collect_tables);
if (ret)
return ret;
continue;
}
if (pts.type == PT_ENTRY_OA && collect->check_mapped)
return -EADDRINUSE;
}
return 0;
}
enum alloc_mode {ALLOC_NORMAL, ALLOC_DEFER_COHERENT_FLUSH};
/* Allocate a table, the empty table will be ready to be installed. */
static inline struct pt_table_p *_table_alloc(struct pt_common *common,
size_t lg2sz, gfp_t gfp,
enum alloc_mode mode)
{
struct pt_iommu *iommu_table = iommu_from_common(common);
struct pt_table_p *table_mem;
table_mem = iommu_alloc_pages_node_sz(iommu_table->nid, gfp,
log2_to_int(lg2sz));
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT) &&
mode == ALLOC_NORMAL) {
int ret = iommu_pages_start_incoherent(
table_mem, iommu_table->iommu_device);
if (ret) {
iommu_free_pages(table_mem);
return ERR_PTR(ret);
}
}
return table_mem;
}
static inline struct pt_table_p *table_alloc_top(struct pt_common *common,
uintptr_t top_of_table,
gfp_t gfp,
enum alloc_mode mode)
{
/*
* Top doesn't need the free list or otherwise, so it technically
* doesn't need to use iommu pages. Use the API anyhow as the top is
* usually not smaller than PAGE_SIZE to keep things simple.
*/
return _table_alloc(common, pt_top_memsize_lg2(common, top_of_table),
gfp, mode);
}
/* Allocate an interior table */
static inline struct pt_table_p *table_alloc(const struct pt_state *parent_pts,
gfp_t gfp, enum alloc_mode mode)
{
struct pt_state child_pts =
pt_init(parent_pts->range, parent_pts->level - 1, NULL);
return _table_alloc(parent_pts->range->common,
pt_num_items_lg2(&child_pts) +
ilog2(PT_ITEM_WORD_SIZE),
gfp, mode);
}
static inline int pt_iommu_new_table(struct pt_state *pts,
struct pt_write_attrs *attrs)
{
struct pt_table_p *table_mem;
phys_addr_t phys;
/* Given PA/VA/length can't be represented */
if (PT_WARN_ON(!pt_can_have_table(pts)))
return -ENXIO;
table_mem = table_alloc(pts, attrs->gfp, ALLOC_NORMAL);
if (IS_ERR(table_mem))
return PTR_ERR(table_mem);
phys = virt_to_phys(table_mem);
if (!pt_install_table(pts, phys, attrs)) {
iommu_pages_free_incoherent(
table_mem,
iommu_from_common(pts->range->common)->iommu_device);
return -EAGAIN;
}
if (pts_feature(pts, PT_FEAT_DMA_INCOHERENT)) {
flush_writes_item(pts);
pt_set_sw_bit_release(pts, SW_BIT_CACHE_FLUSH_DONE);
}
if (IS_ENABLED(CONFIG_DEBUG_GENERIC_PT)) {
/*
* The underlying table can't store the physical table address.
* This happens when kunit testing tables outside their normal
* environment where a CPU might be limited.
*/
pt_load_single_entry(pts);
if (PT_WARN_ON(pt_table_pa(pts) != phys)) {
pt_clear_entries(pts, ilog2(1));
iommu_pages_free_incoherent(
table_mem, iommu_from_common(pts->range->common)
->iommu_device);
return -EINVAL;
}
}
pts->table_lower = table_mem;
return 0;
}
struct pt_iommu_map_args {
struct iommu_iotlb_gather *iotlb_gather;
struct pt_write_attrs attrs;
pt_oaddr_t oa;
unsigned int leaf_pgsize_lg2;
unsigned int leaf_level;
};
/*
* This will recursively check any tables in the block to validate they are
* empty and then free them through the gather.
*/
static int clear_contig(const struct pt_state *start_pts,
struct iommu_iotlb_gather *iotlb_gather,
unsigned int step, unsigned int pgsize_lg2)
{
struct pt_iommu *iommu_table =
iommu_from_common(start_pts->range->common);
struct pt_range range = *start_pts->range;
struct pt_state pts =
pt_init(&range, start_pts->level, start_pts->table);
struct pt_iommu_collect_args collect = { .check_mapped = true };
int ret;
pts.index = start_pts->index;
pts.end_index = start_pts->index + step;
for (; _pt_iter_load(&pts); pt_next_entry(&pts)) {
if (pts.type == PT_ENTRY_TABLE) {
collect.free_list =
IOMMU_PAGES_LIST_INIT(collect.free_list);
ret = pt_walk_descend_all(&pts, __collect_tables,
&collect);
if (ret)
return ret;
/*
* The table item must be cleared before we can update
* the gather
*/
pt_clear_entries(&pts, ilog2(1));
flush_writes_item(&pts);
iommu_pages_list_add(&collect.free_list,
pt_table_ptr(&pts));
gather_range_pages(
iotlb_gather, iommu_table, range.va,
log2_to_int(pt_table_item_lg2sz(&pts)),
&collect.free_list);
} else if (pts.type != PT_ENTRY_EMPTY) {
return -EADDRINUSE;
}
}
return 0;
}
static int __map_range_leaf(struct pt_range *range, void *arg,
unsigned int level, struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_iommu_map_args *map = arg;
unsigned int leaf_pgsize_lg2 = map->leaf_pgsize_lg2;
unsigned int start_index;
pt_oaddr_t oa = map->oa;
unsigned int step;
bool need_contig;
int ret = 0;
PT_WARN_ON(map->leaf_level != level);
PT_WARN_ON(!pt_can_have_leaf(&pts));
step = log2_to_int_t(unsigned int,
leaf_pgsize_lg2 - pt_table_item_lg2sz(&pts));
need_contig = leaf_pgsize_lg2 != pt_table_item_lg2sz(&pts);
_pt_iter_first(&pts);
start_index = pts.index;
do {
pts.type = pt_load_entry_raw(&pts);
if (pts.type != PT_ENTRY_EMPTY || need_contig) {
if (pts.index != start_index)
pt_index_to_va(&pts);
ret = clear_contig(&pts, map->iotlb_gather, step,
leaf_pgsize_lg2);
if (ret)
break;
}
if (IS_ENABLED(CONFIG_DEBUG_GENERIC_PT)) {
pt_index_to_va(&pts);
PT_WARN_ON(compute_best_pgsize(&pts, oa) !=
leaf_pgsize_lg2);
}
pt_install_leaf_entry(&pts, oa, leaf_pgsize_lg2, &map->attrs);
oa += log2_to_int(leaf_pgsize_lg2);
pts.index += step;
} while (pts.index < pts.end_index);
flush_writes_range(&pts, start_index, pts.index);
map->oa = oa;
return ret;
}
static int __map_range(struct pt_range *range, void *arg, unsigned int level,
struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_iommu_map_args *map = arg;
int ret;
PT_WARN_ON(map->leaf_level == level);
PT_WARN_ON(!pt_can_have_table(&pts));
_pt_iter_first(&pts);
/* Descend to a child table */
do {
pts.type = pt_load_entry_raw(&pts);
if (pts.type != PT_ENTRY_TABLE) {
if (pts.type != PT_ENTRY_EMPTY)
return -EADDRINUSE;
ret = pt_iommu_new_table(&pts, &map->attrs);
if (ret) {
/*
* Racing with another thread installing a table
*/
if (ret == -EAGAIN)
continue;
return ret;
}
} else {
pts.table_lower = pt_table_ptr(&pts);
/*
* Racing with a shared pt_iommu_new_table()? The other
* thread is still flushing the cache, so we have to
* also flush it to ensure that when our thread's map
* completes all the table items leading to our mapping
* are visible.
*
* This requires the pt_set_bit_release() to be a
* release of the cache flush so that this can acquire
* visibility at the iommu.
*/
if (pts_feature(&pts, PT_FEAT_DMA_INCOHERENT) &&
!pt_test_sw_bit_acquire(&pts,
SW_BIT_CACHE_FLUSH_DONE))
flush_writes_item(&pts);
}
/*
* The already present table can possibly be shared with another
* concurrent map.
*/
if (map->leaf_level == level - 1)
ret = pt_descend(&pts, arg, __map_range_leaf);
else
ret = pt_descend(&pts, arg, __map_range);
if (ret)
return ret;
pts.index++;
pt_index_to_va(&pts);
if (pts.index >= pts.end_index)
break;
} while (true);
return 0;
}
/*
* Fast path for the easy case of mapping a 4k page to an already allocated
* table. This is a common workload. If it returns EAGAIN run the full algorithm
* instead.
*/
static __always_inline int __do_map_single_page(struct pt_range *range,
void *arg, unsigned int level,
struct pt_table_p *table,
pt_level_fn_t descend_fn)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_iommu_map_args *map = arg;
pts.type = pt_load_single_entry(&pts);
if (level == 0) {
if (pts.type != PT_ENTRY_EMPTY)
return -EADDRINUSE;
pt_install_leaf_entry(&pts, map->oa, PAGE_SHIFT,
&map->attrs);
/* No flush, not used when incoherent */
map->oa += PAGE_SIZE;
return 0;
}
if (pts.type == PT_ENTRY_TABLE)
return pt_descend(&pts, arg, descend_fn);
/* Something else, use the slow path */
return -EAGAIN;
}
PT_MAKE_LEVELS(__map_single_page, __do_map_single_page);
/*
* Add a table to the top, increasing the top level as much as necessary to
* encompass range.
*/
static int increase_top(struct pt_iommu *iommu_table, struct pt_range *range,
struct pt_iommu_map_args *map)
{
struct iommu_pages_list free_list = IOMMU_PAGES_LIST_INIT(free_list);
struct pt_common *common = common_from_iommu(iommu_table);
uintptr_t top_of_table = READ_ONCE(common->top_of_table);
uintptr_t new_top_of_table = top_of_table;
struct pt_table_p *table_mem;
unsigned int new_level;
spinlock_t *domain_lock;
unsigned long flags;
int ret;
while (true) {
struct pt_range top_range =
_pt_top_range(common, new_top_of_table);
struct pt_state pts = pt_init_top(&top_range);
top_range.va = range->va;
top_range.last_va = range->last_va;
if (!pt_check_range(&top_range) &&
map->leaf_level <= pts.level) {
new_level = pts.level;
break;
}
pts.level++;
if (pts.level > PT_MAX_TOP_LEVEL ||
pt_table_item_lg2sz(&pts) >= common->max_vasz_lg2) {
ret = -ERANGE;
goto err_free;
}
table_mem =
table_alloc_top(common, _pt_top_set(NULL, pts.level),
map->attrs.gfp, ALLOC_DEFER_COHERENT_FLUSH);
if (IS_ERR(table_mem)) {
ret = PTR_ERR(table_mem);
goto err_free;
}
iommu_pages_list_add(&free_list, table_mem);
/* The new table links to the lower table always at index 0 */
top_range.va = 0;
top_range.top_level = pts.level;
pts.table_lower = pts.table;
pts.table = table_mem;
pt_load_single_entry(&pts);
PT_WARN_ON(pts.index != 0);
pt_install_table(&pts, virt_to_phys(pts.table_lower),
&map->attrs);
new_top_of_table = _pt_top_set(pts.table, pts.level);
}
/*
* Avoid double flushing, flush it once after all pt_install_table()
*/
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT)) {
ret = iommu_pages_start_incoherent_list(
&free_list, iommu_table->iommu_device);
if (ret)
goto err_free;
}
/*
* top_of_table is write locked by the spinlock, but readers can use
* READ_ONCE() to get the value. Since we encode both the level and the
* pointer in one quanta the lockless reader will always see something
* valid. The HW must be updated to the new level under the spinlock
* before top_of_table is updated so that concurrent readers don't map
* into the new level until it is fully functional. If another thread
* already updated it while we were working then throw everything away
* and try again.
*/
domain_lock = iommu_table->driver_ops->get_top_lock(iommu_table);
spin_lock_irqsave(domain_lock, flags);
if (common->top_of_table != top_of_table ||
top_of_table == new_top_of_table) {
spin_unlock_irqrestore(domain_lock, flags);
ret = -EAGAIN;
goto err_free;
}
/*
* We do not issue any flushes for change_top on the expectation that
* any walk cache will not become a problem by adding another layer to
* the tree. Misses will rewalk from the updated top pointer, hits
* continue to be correct. Negative caching is fine too since all the
* new IOVA added by the new top is non-present.
*/
iommu_table->driver_ops->change_top(
iommu_table, virt_to_phys(table_mem), new_level);
WRITE_ONCE(common->top_of_table, new_top_of_table);
spin_unlock_irqrestore(domain_lock, flags);
return 0;
err_free:
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT))
iommu_pages_stop_incoherent_list(&free_list,
iommu_table->iommu_device);
iommu_put_pages_list(&free_list);
return ret;
}
static int check_map_range(struct pt_iommu *iommu_table, struct pt_range *range,
struct pt_iommu_map_args *map)
{
struct pt_common *common = common_from_iommu(iommu_table);
int ret;
do {
ret = pt_check_range(range);
if (!pt_feature(common, PT_FEAT_DYNAMIC_TOP))
return ret;
if (!ret && map->leaf_level <= range->top_level)
break;
ret = increase_top(iommu_table, range, map);
if (ret && ret != -EAGAIN)
return ret;
/* Reload the new top */
*range = pt_make_range(common, range->va, range->last_va);
} while (ret);
PT_WARN_ON(pt_check_range(range));
return 0;
}
static int do_map(struct pt_range *range, struct pt_common *common,
bool single_page, struct pt_iommu_map_args *map)
{
/*
* The __map_single_page() fast path does not support DMA_INCOHERENT
* flushing to keep its .text small.
*/
if (single_page && !pt_feature(common, PT_FEAT_DMA_INCOHERENT)) {
int ret;
ret = pt_walk_range(range, __map_single_page, map);
if (ret != -EAGAIN)
return ret;
/* EAGAIN falls through to the full path */
}
if (map->leaf_level == range->top_level)
return pt_walk_range(range, __map_range_leaf, map);
return pt_walk_range(range, __map_range, map);
}
/**
* map_pages() - Install translation for an IOVA range
* @domain: Domain to manipulate
* @iova: IO virtual address to start
* @paddr: Physical/Output address to start
* @pgsize: Length of each page
* @pgcount: Length of the range in pgsize units starting from @iova
* @prot: A bitmap of IOMMU_READ/WRITE/CACHE/NOEXEC/MMIO
* @gfp: GFP flags for any memory allocations
* @mapped: Total bytes successfully mapped
*
* The range starting at IOVA will have paddr installed into it. The caller
* must specify a valid pgsize and pgcount to segment the range into compatible
* blocks.
*
* On error the caller will probably want to invoke unmap on the range from iova
* up to the amount indicated by @mapped to return the table back to an
* unchanged state.
*
* Context: The caller must hold a write range lock that includes the whole
* range.
*
* Returns: -ERRNO on failure, 0 on success. The number of bytes of VA that were
* mapped are added to @mapped, @mapped is not zerod first.
*/
int DOMAIN_NS(map_pages)(struct iommu_domain *domain, unsigned long iova,
phys_addr_t paddr, size_t pgsize, size_t pgcount,
int prot, gfp_t gfp, size_t *mapped)
{
struct pt_iommu *iommu_table =
container_of(domain, struct pt_iommu, domain);
pt_vaddr_t pgsize_bitmap = iommu_table->domain.pgsize_bitmap;
struct pt_common *common = common_from_iommu(iommu_table);
struct iommu_iotlb_gather iotlb_gather;
pt_vaddr_t len = pgsize * pgcount;
struct pt_iommu_map_args map = {
.iotlb_gather = &iotlb_gather,
.oa = paddr,
.leaf_pgsize_lg2 = vaffs(pgsize),
};
bool single_page = false;
struct pt_range range;
int ret;
iommu_iotlb_gather_init(&iotlb_gather);
if (WARN_ON(!(prot & (IOMMU_READ | IOMMU_WRITE))))
return -EINVAL;
/* Check the paddr doesn't exceed what the table can store */
if ((sizeof(pt_oaddr_t) < sizeof(paddr) &&
(pt_vaddr_t)paddr > PT_VADDR_MAX) ||
(common->max_oasz_lg2 != PT_VADDR_MAX_LG2 &&
oalog2_div(paddr, common->max_oasz_lg2)))
return -ERANGE;
ret = pt_iommu_set_prot(common, &map.attrs, prot);
if (ret)
return ret;
map.attrs.gfp = gfp;
ret = make_range_no_check(common, &range, iova, len);
if (ret)
return ret;
/* Calculate target page size and level for the leaves */
if (pt_has_system_page_size(common) && pgsize == PAGE_SIZE &&
pgcount == 1) {
PT_WARN_ON(!(pgsize_bitmap & PAGE_SIZE));
if (log2_mod(iova | paddr, PAGE_SHIFT))
return -ENXIO;
map.leaf_pgsize_lg2 = PAGE_SHIFT;
map.leaf_level = 0;
single_page = true;
} else {
map.leaf_pgsize_lg2 = pt_compute_best_pgsize(
pgsize_bitmap, range.va, range.last_va, paddr);
if (!map.leaf_pgsize_lg2)
return -ENXIO;
map.leaf_level =
pt_pgsz_lg2_to_level(common, map.leaf_pgsize_lg2);
}
ret = check_map_range(iommu_table, &range, &map);
if (ret)
return ret;
PT_WARN_ON(map.leaf_level > range.top_level);
ret = do_map(&range, common, single_page, &map);
/*
* Table levels were freed and replaced with large items, flush any walk
* cache that may refer to the freed levels.
*/
if (!iommu_pages_list_empty(&iotlb_gather.freelist))
iommu_iotlb_sync(&iommu_table->domain, &iotlb_gather);
/* Bytes successfully mapped */
PT_WARN_ON(!ret && map.oa - paddr != len);
*mapped += map.oa - paddr;
return ret;
}
EXPORT_SYMBOL_NS_GPL(DOMAIN_NS(map_pages), "GENERIC_PT_IOMMU");
struct pt_unmap_args {
struct iommu_pages_list free_list;
pt_vaddr_t unmapped;
};
static __maybe_unused int __unmap_range(struct pt_range *range, void *arg,
unsigned int level,
struct pt_table_p *table)
{
struct pt_state pts = pt_init(range, level, table);
struct pt_unmap_args *unmap = arg;
unsigned int num_oas = 0;
unsigned int start_index;
int ret = 0;
_pt_iter_first(&pts);
start_index = pts.index;
pts.type = pt_load_entry_raw(&pts);
/*
* A starting index is in the middle of a contiguous entry
*
* The IOMMU API does not require drivers to support unmapping parts of
* large pages. Long ago VFIO would try to split maps but the current
* version never does.
*
* Instead when unmap reaches a partial unmap of the start of a large
* IOPTE it should remove the entire IOPTE and return that size to the
* caller.
*/
if (pts.type == PT_ENTRY_OA) {
if (log2_mod(range->va, pt_entry_oa_lg2sz(&pts)))
return -EINVAL;
/* Micro optimization */
goto start_oa;
}
do {
if (pts.type != PT_ENTRY_OA) {
bool fully_covered;
if (pts.type != PT_ENTRY_TABLE) {
ret = -EINVAL;
break;
}
if (pts.index != start_index)
pt_index_to_va(&pts);
pts.table_lower = pt_table_ptr(&pts);
fully_covered = pt_entry_fully_covered(
&pts, pt_table_item_lg2sz(&pts));
ret = pt_descend(&pts, arg, __unmap_range);
if (ret)
break;
/*
* If the unmapping range fully covers the table then we
* can free it as well. The clear is delayed until we
* succeed in clearing the lower table levels.
*/
if (fully_covered) {
iommu_pages_list_add(&unmap->free_list,
pts.table_lower);
pt_clear_entries(&pts, ilog2(1));
}
pts.index++;
} else {
unsigned int num_contig_lg2;
start_oa:
/*
* If the caller requested an last that falls within a
* single entry then the entire entry is unmapped and
* the length returned will be larger than requested.
*/
num_contig_lg2 = pt_entry_num_contig_lg2(&pts);
pt_clear_entries(&pts, num_contig_lg2);
num_oas += log2_to_int(num_contig_lg2);
pts.index += log2_to_int(num_contig_lg2);
}
if (pts.index >= pts.end_index)
break;
pts.type = pt_load_entry_raw(&pts);
} while (true);
unmap->unmapped += log2_mul(num_oas, pt_table_item_lg2sz(&pts));
flush_writes_range(&pts, start_index, pts.index);
return ret;
}
/**
* unmap_pages() - Make a range of IOVA empty/not present
* @domain: Domain to manipulate
* @iova: IO virtual address to start
* @pgsize: Length of each page
* @pgcount: Length of the range in pgsize units starting from @iova
* @iotlb_gather: Gather struct that must be flushed on return
*
* unmap_pages() will remove a translation created by map_pages(). It cannot
* subdivide a mapping created by map_pages(), so it should be called with IOVA
* ranges that match those passed to map_pages(). The IOVA range can aggregate
* contiguous map_pages() calls so long as no individual range is split.
*
* Context: The caller must hold a write range lock that includes
* the whole range.
*
* Returns: Number of bytes of VA unmapped. iova + res will be the point
* unmapping stopped.
*/
size_t DOMAIN_NS(unmap_pages)(struct iommu_domain *domain, unsigned long iova,
size_t pgsize, size_t pgcount,
struct iommu_iotlb_gather *iotlb_gather)
{
struct pt_iommu *iommu_table =
container_of(domain, struct pt_iommu, domain);
struct pt_unmap_args unmap = { .free_list = IOMMU_PAGES_LIST_INIT(
unmap.free_list) };
pt_vaddr_t len = pgsize * pgcount;
struct pt_range range;
int ret;
ret = make_range(common_from_iommu(iommu_table), &range, iova, len);
if (ret)
return 0;
pt_walk_range(&range, __unmap_range, &unmap);
gather_range_pages(iotlb_gather, iommu_table, iova, len,
&unmap.free_list);
return unmap.unmapped;
}
EXPORT_SYMBOL_NS_GPL(DOMAIN_NS(unmap_pages), "GENERIC_PT_IOMMU");
static void NS(get_info)(struct pt_iommu *iommu_table,
struct pt_iommu_info *info)
{
struct pt_common *common = common_from_iommu(iommu_table);
struct pt_range range = pt_top_range(common);
struct pt_state pts = pt_init_top(&range);
pt_vaddr_t pgsize_bitmap = 0;
if (pt_feature(common, PT_FEAT_DYNAMIC_TOP)) {
for (pts.level = 0; pts.level <= PT_MAX_TOP_LEVEL;
pts.level++) {
if (pt_table_item_lg2sz(&pts) >= common->max_vasz_lg2)
break;
pgsize_bitmap |= pt_possible_sizes(&pts);
}
} else {
for (pts.level = 0; pts.level <= range.top_level; pts.level++)
pgsize_bitmap |= pt_possible_sizes(&pts);
}
/* Hide page sizes larger than the maximum OA */
info->pgsize_bitmap = oalog2_mod(pgsize_bitmap, common->max_oasz_lg2);
}
static void NS(deinit)(struct pt_iommu *iommu_table)
{
struct pt_common *common = common_from_iommu(iommu_table);
struct pt_range range = pt_all_range(common);
struct pt_iommu_collect_args collect = {
.free_list = IOMMU_PAGES_LIST_INIT(collect.free_list),
};
iommu_pages_list_add(&collect.free_list, range.top_table);
pt_walk_range(&range, __collect_tables, &collect);
/*
* The driver has to already have fenced the HW access to the page table
* and invalidated any caching referring to this memory.
*/
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT))
iommu_pages_stop_incoherent_list(&collect.free_list,
iommu_table->iommu_device);
iommu_put_pages_list(&collect.free_list);
}
static const struct pt_iommu_ops NS(ops) = {
#if IS_ENABLED(CONFIG_IOMMUFD_DRIVER) && defined(pt_entry_is_write_dirty) && \
IS_ENABLED(CONFIG_IOMMUFD_TEST) && defined(pt_entry_make_write_dirty)
.set_dirty = NS(set_dirty),
#endif
.get_info = NS(get_info),
.deinit = NS(deinit),
};
static int pt_init_common(struct pt_common *common)
{
struct pt_range top_range = pt_top_range(common);
if (PT_WARN_ON(top_range.top_level > PT_MAX_TOP_LEVEL))
return -EINVAL;
if (top_range.top_level == PT_MAX_TOP_LEVEL ||
common->max_vasz_lg2 == top_range.max_vasz_lg2)
common->features &= ~BIT(PT_FEAT_DYNAMIC_TOP);
if (top_range.max_vasz_lg2 == PT_VADDR_MAX_LG2)
common->features |= BIT(PT_FEAT_FULL_VA);
/* Requested features must match features compiled into this format */
if ((common->features & ~(unsigned int)PT_SUPPORTED_FEATURES) ||
(!IS_ENABLED(CONFIG_DEBUG_GENERIC_PT) &&
(common->features & PT_FORCE_ENABLED_FEATURES) !=
PT_FORCE_ENABLED_FEATURES))
return -EOPNOTSUPP;
/*
* Check if the top level of the page table is too small to hold the
* specified maxvasz.
*/
if (!pt_feature(common, PT_FEAT_DYNAMIC_TOP) &&
top_range.top_level != PT_MAX_TOP_LEVEL) {
struct pt_state pts = { .range = &top_range,
.level = top_range.top_level };
if (common->max_vasz_lg2 >
pt_num_items_lg2(&pts) + pt_table_item_lg2sz(&pts))
return -EOPNOTSUPP;
}
if (common->max_oasz_lg2 == 0)
common->max_oasz_lg2 = pt_max_oa_lg2(common);
else
common->max_oasz_lg2 = min(common->max_oasz_lg2,
pt_max_oa_lg2(common));
return 0;
}
static int pt_iommu_init_domain(struct pt_iommu *iommu_table,
struct iommu_domain *domain)
{
struct pt_common *common = common_from_iommu(iommu_table);
struct pt_iommu_info info;
struct pt_range range;
NS(get_info)(iommu_table, &info);
domain->type = __IOMMU_DOMAIN_PAGING;
domain->pgsize_bitmap = info.pgsize_bitmap;
if (pt_feature(common, PT_FEAT_DYNAMIC_TOP))
range = _pt_top_range(common,
_pt_top_set(NULL, PT_MAX_TOP_LEVEL));
else
range = pt_top_range(common);
/* A 64-bit high address space table on a 32-bit system cannot work. */
domain->geometry.aperture_start = (unsigned long)range.va;
if ((pt_vaddr_t)domain->geometry.aperture_start != range.va)
return -EOVERFLOW;
/*
* The aperture is limited to what the API can do after considering all
* the different types dma_addr_t/unsigned long/pt_vaddr_t that are used
* to store a VA. Set the aperture to something that is valid for all
* cases. Saturate instead of truncate the end if the types are smaller
* than the top range. aperture_end should be called aperture_last.
*/
domain->geometry.aperture_end = (unsigned long)range.last_va;
if ((pt_vaddr_t)domain->geometry.aperture_end != range.last_va) {
domain->geometry.aperture_end = ULONG_MAX;
domain->pgsize_bitmap &= ULONG_MAX;
}
domain->geometry.force_aperture = true;
return 0;
}
static void pt_iommu_zero(struct pt_iommu_table *fmt_table)
{
struct pt_iommu *iommu_table = &fmt_table->iommu;
struct pt_iommu cfg = *iommu_table;
static_assert(offsetof(struct pt_iommu_table, iommu.domain) == 0);
memset_after(fmt_table, 0, iommu.domain);
/* The caller can initialize some of these values */
iommu_table->iommu_device = cfg.iommu_device;
iommu_table->driver_ops = cfg.driver_ops;
iommu_table->nid = cfg.nid;
}
#define pt_iommu_table_cfg CONCATENATE(pt_iommu_table, _cfg)
#define pt_iommu_init CONCATENATE(CONCATENATE(pt_iommu_, PTPFX), init)
int pt_iommu_init(struct pt_iommu_table *fmt_table,
const struct pt_iommu_table_cfg *cfg, gfp_t gfp)
{
struct pt_iommu *iommu_table = &fmt_table->iommu;
struct pt_common *common = common_from_iommu(iommu_table);
struct pt_table_p *table_mem;
int ret;
if (cfg->common.hw_max_vasz_lg2 > PT_MAX_VA_ADDRESS_LG2 ||
!cfg->common.hw_max_vasz_lg2 || !cfg->common.hw_max_oasz_lg2)
return -EINVAL;
pt_iommu_zero(fmt_table);
common->features = cfg->common.features;
common->max_vasz_lg2 = cfg->common.hw_max_vasz_lg2;
common->max_oasz_lg2 = cfg->common.hw_max_oasz_lg2;
ret = pt_iommu_fmt_init(fmt_table, cfg);
if (ret)
return ret;
if (cfg->common.hw_max_oasz_lg2 > pt_max_oa_lg2(common))
return -EINVAL;
ret = pt_init_common(common);
if (ret)
return ret;
if (pt_feature(common, PT_FEAT_DYNAMIC_TOP) &&
WARN_ON(!iommu_table->driver_ops ||
!iommu_table->driver_ops->change_top ||
!iommu_table->driver_ops->get_top_lock))
return -EINVAL;
if (pt_feature(common, PT_FEAT_SIGN_EXTEND) &&
(pt_feature(common, PT_FEAT_FULL_VA) ||
pt_feature(common, PT_FEAT_DYNAMIC_TOP)))
return -EINVAL;
if (pt_feature(common, PT_FEAT_DMA_INCOHERENT) &&
WARN_ON(!iommu_table->iommu_device))
return -EINVAL;
ret = pt_iommu_init_domain(iommu_table, &iommu_table->domain);
if (ret)
return ret;
table_mem = table_alloc_top(common, common->top_of_table, gfp,
ALLOC_NORMAL);
if (IS_ERR(table_mem))
return PTR_ERR(table_mem);
pt_top_set(common, table_mem, pt_top_get_level(common));
/* Must be last, see pt_iommu_deinit() */
iommu_table->ops = &NS(ops);
return 0;
}
EXPORT_SYMBOL_NS_GPL(pt_iommu_init, "GENERIC_PT_IOMMU");
#ifdef pt_iommu_fmt_hw_info
#define pt_iommu_table_hw_info CONCATENATE(pt_iommu_table, _hw_info)
#define pt_iommu_hw_info CONCATENATE(CONCATENATE(pt_iommu_, PTPFX), hw_info)
void pt_iommu_hw_info(struct pt_iommu_table *fmt_table,
struct pt_iommu_table_hw_info *info)
{
struct pt_iommu *iommu_table = &fmt_table->iommu;
struct pt_common *common = common_from_iommu(iommu_table);
struct pt_range top_range = pt_top_range(common);
pt_iommu_fmt_hw_info(fmt_table, &top_range, info);
}
EXPORT_SYMBOL_NS_GPL(pt_iommu_hw_info, "GENERIC_PT_IOMMU");
#endif
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("IOMMU Page table implementation for " __stringify(PTPFX_RAW));
MODULE_IMPORT_NS("GENERIC_PT");
/* For iommu_dirty_bitmap_record() */
MODULE_IMPORT_NS("IOMMUFD");
#endif /* __GENERIC_PT_IOMMU_PT_H */
|