summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2025-07-21 17:12:44 +0200
committerArnd Bergmann <arnd@arndb.de>2025-07-21 17:13:33 +0200
commit63e9bb0d6e03f59ff89d71f890a580c27b873ad2 (patch)
treec094f079f493f37d89086d25046411381012d7dc /tools/perf/scripts/python
parent9cf8d2b8a0764a074725921177caa0860fca5eb3 (diff)
parentbf40c1a5b9561bef0c0d1df47bcfc0ceb26a6c8a (diff)
Merge branch 'newsoc/andes' into soc/newsoc
Patches from Ben Zong-You Xie <ben717@andestech.com>: The Voyager is a 9.6” x 9.6” Micro ATX form factor development board including Andes QiLai SoC. This patch series adds minimal device tree files for the QiLai SoC and the Voyager board [1]. Now only support basic uart drivers to boot up into a basic console. Other features will be added later. [1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qilai-chip/ [2] https://lore.kernel.org/all/20250602060747.689824-1-ben717@andestech.com/ * newsoc/andes: MAINTAINERS: Add entry for Andes SoC riscv: defconfig: enable Andes SoC riscv: dts: andes: add Voyager board device tree riscv: dts: andes: add QiLai SoC device tree dt-bindings: timer: add Andes machine timer dt-bindings: interrupt-controller: add Andes machine-level software interrupt controller dt-bindings: interrupt-controller: add Andes QiLai PLIC dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings riscv: add Andes SoC family Kconfig support
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions