summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKrzysztof Kozlowski <krzk@kernel.org>2020-09-01 09:54:07 +0200
committerKrzysztof Kozlowski <krzk@kernel.org>2020-09-03 22:45:58 +0200
commit2495ddd2d17c20573463ac9c90ae6a83b79d7aa9 (patch)
tree5b0228681c60d6123143dc5ec79123820a5eea44
parent1fa7c1ac2365fd53f891789138932380bdb4488c (diff)
ARM: dts: exynos: Remove unneeded address/size cells in Exynos5260 GIC
The Exynos5260 GIC node does not have any children so remove the address and size cells as they are not needed by DT bindings. The size-cells of '0' were also incorrect. This fixes dtbs_check warning: arch/arm/boot/dts/exynos5260-xyref5260.dt.yaml: interrupt-controller@10481000: #size-cells:0:0: 1 was expected Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Link: https://lore.kernel.org/r/20200901075417.22481-4-krzk@kernel.org
-rw-r--r--arch/arm/boot/dts/exynos5260.dtsi2
1 files changed, 0 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/exynos5260.dtsi b/arch/arm/boot/dts/exynos5260.dtsi
index 9b45e052cca9..973448c4ad93 100644
--- a/arch/arm/boot/dts/exynos5260.dtsi
+++ b/arch/arm/boot/dts/exynos5260.dtsi
@@ -164,8 +164,6 @@
gic: interrupt-controller@10481000 {
compatible = "arm,gic-400", "arm,cortex-a15-gic";
#interrupt-cells = <3>;
- #address-cells = <0>;
- #size-cells = <0>;
interrupt-controller;
reg = <0x10481000 0x1000>,
<0x10482000 0x2000>,