summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
diff options
context:
space:
mode:
authorAlan Tull <atull@kernel.org>2018-02-21 14:25:41 -0600
committerDinh Nguyen <dinguyen@kernel.org>2018-04-16 10:20:58 -0500
commiteebee19e52c850856e219e124fdf4de6bacef9ff (patch)
treec327b4fdba3db47fbbd45056a317f4665c1ec7cb /arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
parentd93101abe41e9596555a0f7f6f775e543b71c441 (diff)
arm64: dts: stratix10: enable i2c, add i2c periperals
Add clock for i2c Enable i2c1 Set the i2c bus speed to 100KHz Add the following i2c peripherals * ds1339 RTC * 24c32 EEPROM * max1619 temperature monitor * ltc2497 ADC * Add a fixed regulator for the ADC's Vref. This requires Dinh Nguyen's Stratix10 clock driver ("clk: socfpga: stratix10: add clock driver for Stratix10 platform") Signed-off-by: Alan Tull <atull@kernel.org> Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Diffstat (limited to 'arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts')
-rw-r--r--arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts34
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts b/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
index bec15e8e6c42..d03df18ca967 100644
--- a/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
@@ -51,6 +51,13 @@
reg = <0 0 0 0>;
};
+ ref_033v: 033-v-ref {
+ compatible = "regulator-fixed";
+ regulator-name = "0.33V";
+ regulator-min-microvolt = <330000>;
+ regulator-max-microvolt = <330000>;
+ };
+
soc {
clocks {
osc1 {
@@ -113,3 +120,30 @@
&watchdog0 {
status = "okay";
};
+
+&i2c1 {
+ status = "okay";
+ clock-frequency = <100000>;
+
+ adc@14 {
+ compatible = "lltc,ltc2497";
+ reg = <0x14>;
+ vref-supply = <&ref_033v>;
+ };
+
+ temp@4c {
+ compatible = "maxim,max1619";
+ reg = <0x4c>;
+ };
+
+ eeprom@51 {
+ compatible = "atmel,24c32";
+ reg = <0x51>;
+ pagesize = <32>;
+ };
+
+ rtc@68 {
+ compatible = "dallas,ds1339";
+ reg = <0x68>;
+ };
+};