summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
AgeCommit message (Expand)Author
2023-10-04drm/amd/display: apply edge-case DISPCLK WDIVIDER changes to master OTG pipes...Samson Tam
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo
2022-10-10drm/amd/display: increase hardware status wait timeVladimir Stempen
2022-06-14drm/amd/display: DAL ACR, dc part, fix missing dcn30Ian Chen
2022-06-14drm/amd/display: Fix commentsSamson Tam
2022-01-14drm/amd/display: Revert W/A for hard hangs on DCN20/DCN21Mario Limonciello
2021-12-13drm/amd/display: fix function scopesIsabella Basso
2021-09-28drm/amd/display: Replace referral of dal with dcQingqing Zhuo
2021-09-23drm/amd/display: Extend w/a for hard hang on HPD to dcn20Qingqing Zhuo
2021-07-28drm/amd/display: ensure dentist display clock update finished in DCN20Dale Zhao
2021-07-08drm/amd/display: Round KHz up when calculating clock requestsAric Cyr
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-15drm/amd/display: Cover edge-case when changing DISPCLK WDIVIDERWesley Chalmers
2021-06-04drm/amd/display: Add DCN3.1 clock manager supportNicholas Kazlauskas
2021-03-23drm/amd/display: Fix typo when retrieving dppclk from UEFI configMartin Leung
2021-01-13drm/amd/display: removed unnecessary check when dpp clock increasingChiawen Huang
2020-07-08drm/amd/display: Request PHYCLK adjustment on PHY enable/disableJoshua Aberback
2020-07-01drm/amd/display: use dispclk AVFS for dppclkBrandon Syu
2020-03-19drm/amd/display: DPP DTO isn't update properly.Yongqiang Sun
2020-03-19drm/amd/display: Revert "DCN2.x Do not program DPPCLK if same value"Sung Lee
2020-02-28Merge tag 'amd-drm-next-5.7-2020-02-26' of git://people.freedesktop.org/~agd5...Dave Airlie
2020-02-25drm/amd/display: Revert "DCN2.x Do not program DPPCLK if same value"Sung Lee
2020-02-25drm/amd/display: do not force UCLK DPM to stay at highest state during displa...Samson Tam
2020-02-11drm/amd/display: DCN2.x Do not program DPPCLK if same valueSung Lee
2020-02-11drm/amd/display: DCN2.x Do not program DPPCLK if same valueSung Lee
2019-12-18drm/amd/display: Lower DPP DTO only when safeSung Lee
2019-12-18drm/amd/display: Enable Seamless Boot Transition for Multiple StreamsMartin Leung
2019-10-25drm/amd/display: Make clk mgr the only dto update pointNoah Abradjian
2019-10-25drm/amd/display: move dispclk vco freq to clk mgr baseDmytro Laktyushkin
2019-10-25drm/amd/display: correctly populate dpp refclk in fpgaAnthony Koo
2019-10-10drm/amd/display: add explicit comparator as default optimization checkJun Lei
2019-10-03drm/amd/display: Revert fixup DPP programming sequenceWesley Chalmers
2019-09-17drm/amd/display: Replace for loop w/ function callWesley Chalmers
2019-08-15drm/amd/display: Add work-around option to skip DCN20 clock updatesJaehyun Chung
2019-08-15drm/amd/display: fixup DPP programming sequenceJun Lei
2019-07-18drm/amd/display: support "dummy pstate"Jun Lei
2019-07-18drm/amd/display: add a option to force the clock at every mode change.Charlene Liu
2019-07-18drm/amd/display: add set and get clock for testing purposesCharlene Liu
2019-07-18drm/amd/display: Remove second initialization of pp_smuAlvin Lee
2019-07-18drm/amd/display: fix not calling ppsmu to trigger PMESu Sung Chung
2019-07-18drm/amd/display: Disable Audio on reinitialize hardwareAlvin Lee
2019-07-18drm/amd/display: move bw calc code into helpersEric Yang
2019-07-18drm/amd/display: initialize p_state to proper valueJun Lei
2019-06-22drm/amd/display: make clk_mgr call enable_pme_waSu Sung Chung
2019-06-22drm/amd/display: expose dentist_get_did_from_dividerCharlene Liu
2019-06-22drm/amd/display: dcn2 use fixed clocks.Charlene Liu
2019-06-22drm/amd/display: update DCN2 uclk switch timeJun Lei
2019-06-22drm/amd/display: add support for forcing DCFCLK without affecting watermarksJun Lei
2019-06-22drm/amd/display: Change Min fclk to 1.2GhzTyler DiBattista
2019-06-22drm/amd/display: fix fpga fclk programmingDmytro Laktyushkin
generated by cgit (git 2.34.1) at 2024-06-24 02:34:10 +0000