summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/dcn32_clk_mgr.c
AgeCommit message (Expand)Author
2024-04-30drm/amd/display: Fix DC mode screen flickering on DCN321Leo Ma
2024-03-20drm/amd/display: Init DPPCLK from SMU on dcn32Dillon Varone
2024-02-22drm/amd/display: Only log during optimize_bandwidth callEthan Bitnun
2024-02-22drm/amd/display: Remove redundant FPU guardRodrigo Siqueira
2024-02-07drm/amd/display: Add delay before logging clks from hwEthan Bitnun
2024-01-15drm/amd/display: Floor to mhz when requesting dpp disp clock changes to SMUWenjing Liu
2024-01-03drm/amd/display: Add log end specifierRelja Vojvodic
2024-01-03drm/amd/display: Add more mechanisms for testsRelja Vojvodic
2023-12-06drm/amd/display: Added delay to DPM logRelja Vojvodic
2023-10-04drm/amd/display: apply edge-case DISPCLK WDIVIDER changes to master OTG pipes...Samson Tam
2023-09-11drm/amd/display: fix some non-initialized register mask and settingCharlene Liu
2023-09-11drm/amd/display: Add new logs for AutoDPMTestEthan Bitnun
2023-08-15drm/amd/display: PMFW to wait for DMCUB ack for FPO casesAlvin Lee
2023-08-07drm/amd/display: Use max memclk variable when setting max memclkAlvin Lee
2023-07-18drm/amd/display: Initialize necessary uninitialized variablesMeera Patel
2023-06-23drm/amd/display: Enable dc mode clock switching for DCN32xAlvin Lee
2023-06-15Merge tag 'amd-drm-next-6.5-2023-06-09' of https://gitlab.freedesktop.org/agd...Dave Airlie
2023-06-09drm/amd/display: Filter out AC mode frequencies on DC mode systemsAustin Zheng
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo
2023-06-09drm/amd/display: Only skip update for DCFCLK, UCLK, FCLK on overclockAlvin Lee
2023-04-26drm/amd/display: Fixes for dcn32_clk_mgr implementationAurabindo Pillai
2023-04-24drm/amd/display: For no plane case set pstate support in validationAlvin Lee
2023-04-20drm/amd/display: Fixes for dcn32_clk_mgr implementationAurabindo Pillai
2023-04-18drm/amd/display: Update DTBCLK for DCN32Alvin Lee
2023-04-11drm/amd/display: On clock init, maintain DISPCLK freqAlvin Lee
2023-03-14drm/amd/display: Use DPP inst instead of pipe idx for DPP DTO programmingAlvin Lee
2023-02-28drm/amd/display: DAL to program DISPCLK WDIVIDER if PMFW doesn'tAlvin Lee
2023-01-24drm/amd/display: merge dc_link_dp into dc_linkWenjing Liu
2023-01-17drm/amd/display: Remove DISPCLK dentist programming for dcn32Dillon Varone
2023-01-17drm/amd/display: move dp capability related logic to link_dp_capabilityWenjing Liu
2023-01-10drm/amd/display: No need for Null pointer check before kfreeDeepak R Varma
2022-12-06drm/amd/display: Remove DTB DTO on CLK updateChris Park
2022-11-29drm/amd/display: Fix DTBCLK disable requests and SRC_SEL programmingAlvin Lee
2022-10-27drm/amd/display: Set memclk levels to be at least 1 for dcn32Dillon Varone
2022-10-27drm/amd/display: Limit dcn32 to 1950Mhz display clockJun Lei
2022-10-10drm/amd/display: Fix bug preventing FCLK Pstate allow message being sentDillon Varone
2022-10-10drm/amd/display: Acquire FCLK DPM levels on DCN32Dillon Varone
2022-10-06drm/amd/display: Reorder FCLK P-state switch sequence for DCN32Dillon Varone
2022-09-29drm/amd/display: fill in clock values when DPM is not enabledSamson Tam
2022-07-25drm/amd/display: Drop FPU flags from dcn32_clk_mgrRodrigo Siqueira
2022-07-05drm/amd/display: Switch to correct DTO on HDMIChris Park
2022-06-30drm/amdgpu/display: add missing FP_START/END checks dcn32_clk_mgr.cAlex Deucher
2022-06-30drm/amd/display: Fix __nedf2 undefined for 32 bit compilationRodrigo Siqueira
2022-06-30drm/amd/display: Fix __muldf3 undefined for 32 bit compilationRodrigo Siqueira
2022-06-23drm/amd/display: Fix indentation in dcn32_get_vco_frequency_from_reg()Nathan Chancellor
2022-06-21drm/amd/display: Update hook dcn32_funcsRodrigo Siqueira
2022-06-21drm/amd/display: Implement a pme workaround functionChaitanya Dhere
2022-06-21drm/amd/display: Get VCO frequency from registersRodrigo Siqueira
2022-06-21drm/amd/display: Update SW state correctly for FCLKAlvin Lee
2022-06-21drm/amd/display: Fix divide-by-zero in DPPCLK and DISPCLK calculationGeorge Shen
generated by cgit (git 2.34.1) at 2024-06-20 20:42:16 +0000