summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
AgeCommit message (Expand)Author
2020-07-01drm/i915/icl+: Simplify combo/TBT PLL calculation call-chainImre Deak
2020-07-01drm/i915/tgl+: Fix TBT DPLL fractional divider for 38.4MHz ref clockImre Deak
2020-04-21drm/i915/display/dpll_mgr: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya
2020-03-09drm/i915: Fix documentation for intel_dpll_get_freq()Imre Deak
2020-03-02drm/i915: Unify the DPLL ref clock frequency trackingImre Deak
2020-03-02drm/i915/hsw: Use the read-out WRPLL/SPLL state instead of reading out againImre Deak
2020-03-02drm/i915/skl, cnl: Split out the WRPLL/LCPLL frequency calculationImre Deak
2020-03-02drm/i915/hsw: Split out the WRPLL, LCPLL, SPLL frequency calculationImre Deak
2020-03-02drm/i915/hsw: Split out the SPLL parameter calculationImre Deak
2020-03-02drm/i915/hsw: Rename the get HDMI/DP DPLL funcs to get WRPLL/LCPLLImre Deak
2020-03-02drm/i915/skl: Parametrize the DPLL ref clock instead of open-coding itImre Deak
2020-03-02drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.cImre Deak
2020-03-02drm/i915: Move the DPLL vfunc inits after the func definesImre Deak
2020-03-02drm/i915: Keep the global DPLL state in a DPLL specific structImre Deak
2020-03-02drm/i915: Move DPLL HW readout/sanitize fns to intel_dpll_mgr.cImre Deak
2020-03-02drm/i915: Fix bounds check in intel_get_shared_dpll_id()Imre Deak
2020-02-11drm/i915/dpll_mgr: convert to drm_device based logging macros.Wambui Karuga
2020-02-04drm/i915/display/dpll_mgr: Make WARN* drm specific where drm_device ptr is av...Pankaj Bharadiya
2020-01-27drm/i915/dpll_mgr: use intel_de_*() functions for register accessJani Nikula
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst
2019-10-25drm/i915: Fix PCH reference clock for FDI on HSW/BDWVille Syrjälä
2019-10-09drm/i915: Select DPLL's via maskMatt Roper
2019-10-04drm/i915/tgl: Add the Thunderbolt PLL divider valuesImre Deak
2019-09-27drm/i915/tgl: Fix dkl link trainingJosé Roberto de Souza
2019-09-25drm/i915/tgl: Add dkl phy pll calculationsJosé Roberto de Souza
2019-09-25drm/i915/tgl: re-indent code to prepare for DKL changesLucas De Marchi
2019-09-25drm/i915/tgl: Add support for dkl pll writeVandita Kulkarni
2019-09-25drm/i915/tgl: Add initial dkl pll supportLucas De Marchi
2019-09-23drm/i915/tgl/pll: Set update_active_dpllClinton A Taylor
2019-09-02drm/i915: Prefer encoder->name over port_name()Ville Syrjälä
2019-08-16drm/i915: Wrappers for display register waitsDaniele Ceraolo Spurio
2019-08-07drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula
2019-07-18drm/i915/ehl: Use an id of 4 while accessing DPLL4's CR0 and CR1Vivek Kasireddy
2019-07-11drm/i915/tgl: Update DPLL clock reference registerJosé Roberto de Souza
2019-07-11drm/i915/tgl: Add DPLL registersLucas De Marchi
2019-07-11drm/i915/tgl: Add pll managerVandita Kulkarni
2019-07-11drm/i915: Polish intel_shared_dpll_swap_state()Ville Syrjälä
2019-07-10drm/i915: Transition port type checks to phy checksMatt Roper
2019-07-09drm/i915/icl: Clear the shared port PLLs from the new crtc stateImre Deak
2019-07-09drm/i915: Clear the shared PLL from the put_dplls() hookImre Deak
2019-07-05drm/i915/ehl: Add support for DPLL4 (v10)Vivek Kasireddy
2019-07-03drm/i915/display: Handle lost primary_port across suspendChris Wilson
2019-07-01drm/i915: Keep the TypeC port mode fixed when the port is activeImre Deak
2019-07-01drm/i915/icl: Reserve all required PLLs for TypeC portsImre Deak
2019-07-01drm/i915/icl: Split getting the DPLLs to port type specific functionsImre Deak
2019-07-01drm/i915: Sanitize the shared DPLL find/reference interfaceImre Deak
2019-07-01drm/i915: Sanitize the shared DPLL reserve/release interfaceImre Deak
2019-07-01drm/i915: Sanitize the terminology used for TypeC port modesImre Deak
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula
generated by cgit (git 2.34.1) at 2025-04-23 09:12:49 +0000