summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)Author
2019-04-24drm/i915: Move GraphicsTechnology files under gt/Chris Wilson
2019-04-18drm/i915: Setup the RCS ring prior to executionChris Wilson
2019-04-18drm/i915: Stop overwriting RING_IMR in rcs resumeChris Wilson
2019-04-16drm/i915: add GEN2_ prefix to the I{E, I, M, S}R registersPaulo Zanoni
2019-04-10drm/i915: Only reset the pinned kernel contexts on resumeChris Wilson
2019-03-29drm/i915: fix i9xx irq enable/disableDaniele Ceraolo Spurio
2019-03-26drm/i915: take a reference to uncore in the engine and use itDaniele Ceraolo Spurio
2019-03-26drm/i915: switch intel_wait_for_register to uncoreDaniele Ceraolo Spurio
2019-03-26drm/i915: intel_wait_for_register_fw to uncoreDaniele Ceraolo Spurio
2019-03-21drm/i915: Flush pages on acquisitionChris Wilson
2019-03-21drm/i915: Stop storing the context name as the timeline nameChris Wilson
2019-03-20drm/i915: use intel_uncore for all forcewake get/putDaniele Ceraolo Spurio
2019-03-19drm/i915: Hold a reference to the active HW contextChris Wilson
2019-03-19drm/i915: Lock the gem_context->active_list while dropping the linkChris Wilson
2019-03-18drm/i915: Hold a ref to the ring while retiringChris Wilson
2019-03-18drm/i915: Switch to use HWS indices rather than addressesChris Wilson
2019-03-12drm/i915: Consolidate reset-request debug messageChris Wilson
2019-03-08drm/i915: Introduce intel_context.pin_mutex for pin managementChris Wilson
2019-03-08drm/i915: Track the pinned kernel contexts on each engineChris Wilson
2019-03-08drm/i915: Make context pinning part of intel_context_opsChris Wilson
2019-03-08drm/i915: Move over to intel_context_lookup()Chris Wilson
2019-03-08drm/i915: Store the intel_context_ops in the intel_engine_csChris Wilson
2019-03-08drm/i915: Track active engines within a contextChris Wilson
2019-03-05drm/i915: Store the BIT(engine->id) as the engine's maskChris Wilson
2019-02-26drm/i915: Remove i915_request.global_seqnoChris Wilson
2019-02-26drm/i915: Remove access to global seqno in the HWSPChris Wilson
2019-02-26drm/i915: Replace global_seqno with a hangcheck heartbeat seqnoChris Wilson
2019-02-07drm/i915: Hack and slash, throttle execbuffer hogsChris Wilson
2019-01-29drm/i915: Replace global breadcrumbs with per-context interrupt trackingChris Wilson
2019-01-29drm/i915: Identify active requestsChris Wilson
2019-01-28drm/i915: Track the context's seqno in its own timeline HWSPChris Wilson
2019-01-28drm/i915: Allocate a status page for each timelineChris Wilson
2019-01-28drm/i915: Always allocate an object/vma for the HWSPChris Wilson
2019-01-25drm/i915: Remove GPU reset dependence on struct_mutexChris Wilson
2019-01-25drm/i915: Remove manual breadcumb countingChris Wilson
2019-01-25drm/i915: Measure the required reserved size for request emissionChris Wilson
2019-01-22drm/i915: Tidy common test_bit probing of i915_request->fence.flagsChris Wilson
2019-01-09drm/i915: drop all drmP.h includesJani Nikula
2019-01-07drm/i915/hsw: Flush RING_IMR changes before changing the global GT IMR (vecs)Chris Wilson
2019-01-03drm/i915/gen6: Flush RING_IMR changes before changing the global GT IMRChris Wilson
2019-01-02drm/i915: start moving runtime device info to a separate structJani Nikula
2018-12-31drm/i915: Drop unused engine->irq_seqno_barrier w/aChris Wilson
2018-12-31drm/i915/ringbuffer: Move irq seqno barrier to the GPU for gen5Chris Wilson
2018-12-31drm/i915/ringbuffer: Move irq seqno barrier to the GPU for gen7Chris Wilson
2018-12-31drm/i915/ringbuffer: Remove irq-seqno w/a for gen6 xcsChris Wilson
2018-12-31drm/i915/ringbuffer: Remove irq-seqno w/a for gen6/7 rcsChris Wilson
2018-12-31drm/i915: Remove redundant trailing request flushChris Wilson
2018-12-28drm/i915/ringbuffer: Pull the render flush into breadcrumb emissionChris Wilson
2018-12-28drm/i915: Remove HW semaphores for gen7 inter-engine synchronisationChris Wilson
2018-12-28drm/i915: Restrict PSMI context load w/a to Haswell GT1Chris Wilson
generated by cgit (git 2.34.1) at 2024-05-01 12:39:05 +0000