summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c
AgeCommit message (Expand)Author
2023-07-13drm/msm/dsi: Drop unused regulators from QCM2290 14nm DSI PHY configMarijn Suijten
2023-05-21drm/msm/dsi: don't allow enabling 14nm VCO with unprogrammed rateDmitry Baryshkov
2022-11-04drm/msm/dsi: Add phy configuration for QCM2290Loic Poulain
2022-09-18drm/msm/dsi: Take advantage of devm_regulator_bulk_get_const()Douglas Anderson
2022-09-18drm/msm/dsi: Don't set a load before disabling a regulatorDouglas Anderson
2022-09-18drm/msm/dsi_phy_14nm: Replace parent names with clk_hw pointersMarijn Suijten
2022-09-18drm/msm/dsi/phy: Replace hardcoded char-array length with sizeof()Marijn Suijten
2022-09-18drm/msm/dsi/phy: Reindent and reflow multiline function callsMarijn Suijten
2022-05-07drm/msm/dsi: fix address for second DSI PHY on SDM660Dmitry Baryshkov
2022-02-18drm/msm/dsi: Use "ref" fw clock instead of global name for VCO parentMarijn Suijten
2021-10-15drm/msm/dsi: Add phy configuration for MSM8953Vladimir Lypak
2021-10-15drm/msm/dsi: Use division result from div_u64_rem in 7nm and 14nm PLLMarijn Suijten
2021-10-11drm/msm/dsi: dsi_phy_14nm: Take ready-bit into account in poll_for_readyMarijn Suijten
2021-08-07drm/msm/dsi: Fix DSI and DSI PHY regulator config from SDM660Konrad Dybcio
2021-08-07drm/msm/dsi: rename dual DSI to bonded DSIDmitry Baryshkov
2021-06-23drm/msm: Generated register updateRob Clark
2021-04-07drm/msm/dsi: stop passing src_pll_id to the phy_enable callDmitry Baryshkov
2021-04-07drm/msm/dsi: inline msm_dsi_phy_set_src_pllDmitry Baryshkov
2021-04-07drm/msm/dsi: remove temp data from global pll structureDmitry Baryshkov
2021-04-07drm/msm/dsi: remove duplicate fields from dsi_pll_Nnm instancesDmitry Baryshkov
2021-04-07drm/msm/dsi: move ioremaps to dsi_phy_driver_probeDmitry Baryshkov
2021-04-07drm/msm/dsi: drop PLL accessor functionsDmitry Baryshkov
2021-04-07drm/msm/dsi: drop msm_dsi_pll abstractionDmitry Baryshkov
2021-04-07drm/msm/dsi: make save_state/restore_state callbacks accept msm_dsi_phyDmitry Baryshkov
2021-04-07drm/msi/dsi: inline msm_dsi_pll_helper_clk_prepare/unprepareDmitry Baryshkov
2021-04-07drm/msm/dsi: drop vco_delay setting from 7nm, 10nm, 14nm driversDmitry Baryshkov
2021-04-07drm/msm/dsi: use devm_clk_*register to registe DSI PHY clocksDmitry Baryshkov
2021-04-07drm/msm/dsi: push provided clocks handling into a generic codeDmitry Baryshkov
2021-04-07drm/msm/dsi: remove msm_dsi_pll_set_usecaseDmitry Baryshkov
2021-04-07drm/msm/dsi: move min/max PLL rate to phy configDmitry Baryshkov
2021-04-07drm/msm/dsi: drop global msm_dsi_phy_type enumarationDmitry Baryshkov
2021-04-07drm/msm/dsi: move all PLL callbacks into PHY config structDmitry Baryshkov
2021-04-07drm/msm/dsi: drop multiple pll enable_seq supportDmitry Baryshkov
2021-04-07drm/msm/dsi: fuse dsi_pll_* code into dsi_phy_* codeDmitry Baryshkov
2021-04-07drm/msm/dsi: replace PHY's init callback with configurable dataDmitry Baryshkov
2020-07-31drm/msm/dsi: Add phy configuration for SDM630/636/660Konrad Dybcio
2019-09-03drm/msm: drop use of drmP.hSam Ravnborg
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 284Thomas Gleixner
2018-12-11drm: msm: Use DRM_DEV_* instead of dev_*Mamta Shukla
2017-02-06drm/msm/dsi: Add PHY/PLL for 8x96Archit Taneja
generated by cgit (git 2.34.1) at 2024-06-09 06:17:29 +0000