summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_cdclk.c
AgeCommit message (Expand)Author
2024-02-28drm/i915/cdclk: Document CDCLK componentsGustavo Sousa
2024-02-28drm/i915/cdclk: Rename intel_cdclk_needs_modeset to intel_cdclk_clock_changedGustavo Sousa
2024-02-23drm/i915: Fix doc build issue on intel_cdclk.cRodrigo Vivi
2024-02-16drm/i915/cdclk: Document CDCLK update methodsVille Syrjälä
2024-02-16drm/i915/cdclk: Remove the hardcoded divider from cdclk_compute_crawl_and_squ...Ville Syrjälä
2024-02-16drm/i915/cdclk: Squash waveform is 16 bitsVille Syrjälä
2024-02-16drm/i915/cdclk: Extract cdclk_divider()Ville Syrjälä
2024-01-08drm/i915/cdclk: Re-use bxt_cdclk_ctl() when sanitizingGustavo Sousa
2024-01-08drm/i915/cdclk: Reorder bxt_sanitize_cdclk()Gustavo Sousa
2024-01-08drm/i915/cdclk: Extract bxt_cdclk_ctl()Gustavo Sousa
2024-01-08drm/i915/xe2lpd: Update bxt_sanitize_cdclk()Gustavo Sousa
2024-01-03drm/i915/mtl: Add fake PCH for Meteor LakeHaridhar Kalvala
2023-12-20drm/i915/cdclk: Remove divider field from tablesGustavo Sousa
2023-12-13drm/i915/mtl: Fix voltage_level for cdclk==480MHzVille Syrjälä
2023-12-13drm/i915/cdclk: Rewrite cdclk->voltage_level selection to use tablesVille Syrjälä
2023-12-13drm/i915/cdclk: Remove the assumption that cdclk divider==2 when using squashingVille Syrjälä
2023-12-13drm/i915/cdclk: Give the squash waveform length a nameVille Syrjälä
2023-12-13drm/i915/cdclk: s/-1/~0/ when dealing with unsigned valuesVille Syrjälä
2023-11-29drm/i915: Clean up some DISPLAY_VER checksVille Syrjälä
2023-11-14drm/i915/display: Store compressed bpp in U6.4 formatAnkit Nautiyal
2023-11-04drm/i915: Bump GLK CDCLK frequency when driving multiple pipesVille Syrjälä
2023-09-28drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak
2023-09-21drm/i915/lnl: Start using CDCLK through PLLStanislav Lisovskiy
2023-09-21drm/i915/lnl: Add CDCLK tableStanislav Lisovskiy
2023-09-21drm/i915/xe2lpd: Extend Wa_15010685871Lucas De Marchi
2023-08-21drm/i915/display: Eliminate IS_METEORLAKE checksMatt Roper
2023-08-18drm/i915/intel_cdclk: Add vdsc with bigjoiner constraints on min_cdlckAnkit Nautiyal
2023-08-07drm/i915/rplu: s/ADLP_RPLU/RAPTORLAKE_U in RPLU definesDnyaneshwar Bhadane
2023-08-07drm/i915/adlp: s/ADLP/ALDERLAKE_P for display and graphics stepDnyaneshwar Bhadane
2023-08-07drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform definesDnyaneshwar Bhadane
2023-08-07drm/i915/bdw: s/BDW/BROADWELL for platform/subplatform definesDnyaneshwar Bhadane
2023-08-07drm/i915/hsw: s/HSW/HASWELL for platform/subplatform definesDnyaneshwar Bhadane
2023-07-10drm/i915: Don't rely that 2 VDSC engines are always enough for pixel rateStanislav Lisovskiy
2023-06-07drm/i915: annotate maybe unused but set intel_plane_state variablesJani Nikula
2023-06-02drm/i915/display: Set correct voltage level for 480MHz CDCLKChaitanya Kumar Borah
2023-05-08drm/i915: Fix wrong condition in bxt_set_cdclk for DG2Stanislav Lisovskiy
2023-05-05drm/i915: Communicate display power demands to pcodeStanislav Lisovskiy
2023-04-14drm/i915/debugfs: New debugfs for display clock frequenciesBhanuprakash Modem
2023-02-16drm/i915/display: Add 480 MHz CDCLK steps for RPL-UChaitanya Kumar Borah
2023-01-31drm/i915: Implement workaround for CDCLK PLL disable/enableStanislav Lisovskiy
2023-01-30drm/i915/adlp: Fix typo for reference clockChaitanya Kumar Borah
2022-11-21drm/i915/display: Add CDCLK Support for MTLAnusha Srivatsa
2022-11-21drm/i915/display: Do both crawl and squash when changing cdclkVille Syrjälä
2022-11-21drm/i915/display: Add missing checks for cdclk crawlingAnusha Srivatsa
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula
2022-11-03drm/i915: Use intel_crtc_needs_modeset() moreVille Syrjälä
2022-10-26drm/i915/display: Move squash_ctl register programming to its own functionAnusha Srivatsa
2022-10-26drm/i915/display: Move chunks of code out of bxt_set_cdclk()Anusha Srivatsa
2022-10-26drm/i915/display: Introduce HAS_CDCLK_SQUASH macroAnusha Srivatsa
2022-10-26drm/i915/display: Change terminology for cdclk actionsAnusha Srivatsa
generated by cgit (git 2.34.1) at 2025-08-04 02:45:18 +0000